Abstract— This paper proposes a fault-ride-through (FRT) method for a single-phase grid-connected inverter with a minimized inductor by reducing the inverter output current overshoot. When a low-inductance interconnected inductor is used, the inverter output current overshoot becomes very high at a voltage sag and a voltage recovery. Therefore, a grid-voltage fault stops the operation of the grid-connected inverter due to an overcurrent protection. In the proposed method, the current overshoot is suppressed by using a momentary gate-block with a high-performance disturbance observer. Moreover, the inverter output current in steady state is also stabilized by using the high-performance disturbance observer. Consequently, by using the proposed method, the grid-connected inverter continues to operate without interruption during the fault of the grid voltage. The maximum overshoot rate of the inductor current at the voltage recovery moment after fault clearance is reduced from 53.4% in the conventional method to 46.5% in the proposed method.

Keywords—Grid-connected inverter; Fault ride through; Gate-block; Disturbance observer; Interconnected inductor.

1. INTRODUCTION

In recent years, photovoltaics systems (PV) have been actively studied for low carbon emission [1]-[2]. In order to supply the power to single-phase grid, a power conversion system (PCS) is used. PCSs have been required to reduce the cost and size. In particular, a minimization of the interconnected inductor in the PCS is necessary in order to increase the power density of the PCS [3]-[5]. This inductor can be minimized by reducing the inductance with high switching frequency. However, the inductance reduction of the inductor leads to a decrease in the disturbance suppression performance [6]. Moreover, the PCS is required to continue the operation during a voltage sag without disconnecting from the grid [7]-[12] in order to meet the fault ride through (FRT) requirements. When the inductance is reduced, the inverter output current overshoot becomes very high at a voltage sag and a voltage recovery. In order to meet the FRT requirements, the output current overshoot rate has to be less than 50% of the rated current. Therefore, it is not that simple to minimize the inductor by only increasing the switching frequency.

In a conventional FRT method, a reactive current is flown by the grid-connected inverter during the voltage sag in order to avoid the interruption of the inverter operation. In general, the interconnected inductor is usually designed in such a way that the impedance of the inductor is about %$Z = 5\%$ of the base impedance of the system. In this case, the grid-connected inverter can simply achieve FRT requirements because the inductor impedance is large, i.e. small current overshoots at grid fault. When the inductor is minimized, high current overshoots occur at the voltage sag and the voltage recovery. Furthermore, the conventional method is controlled by a low speed controller, e.g. Digital Signal Processor (DSP). Thus, it is difficult to suppress the inverter output current overshoot by the low speed control of DSP. As a conclusion, when the grid-connected inverter with the low inductance of the inductor is applied with the conventional FRT method, it is difficult to satisfy the FRT requirements due to the high inverter-output current overshoot.

If the conventional FRT method employs a high-performance disturbance observer, it is observed that the disturbance observer can compensate for the disturbances caused by the voltage sag and the voltage recovery. Thus, the inverter output current overshoot can be suppressed by the high-performance disturbance observer. However, this method needs a high speed sampling and high speed PWM (Pulse Width Modulation) control, because the voltage sag and the voltage recovery are the disturbances which vary in very high speed. Therefore, the high-performance disturbance observer is still difficult to meet the FRT requirements.

This paper proposes the FRT method that employs the high-performance disturbance observer realized on a field-programmable gate array (FPGA) and a momentary gate-block. The proposed FRT method has a current threshold to detect the voltage sag or the voltage interruption. When the inverter output current exceeds the current threshold, the inverter output current overshoot is suppressed by the momentary gate-block. The proposed method is confirmed by a 1-kW prototype with %$Z = 1\%$. Furthermore, a zero voltage ride through (ZVRT) of the single-phase grid-connected inverter, i.e. the most stringent standards of the FRT requirements, is verified with the proposed FRT method. Moreover, the suppression of the inverter output current overshoot is confirmed at both the voltage interruption and the voltage recovery during the grid fault.
II. FAULT-RIDE-THROUGH CONTROL METHOD

Fig. 1 shows a circuit configuration of a single-phase grid-connected inverter. In this paper, a single-phase two-level inverter is employed due to its simplicity. By reducing the inductance \( L \) in order to minimize the inductor, the overshoot of the inverter output current \( i_{\text{out}} \) becomes very high at the voltage sag. The high current overshoot stops the grid-connected inverter due to an overcurrent protection. Therefore, the grid-connected inverter with a minimized inductor cannot achieve the FRT requirements.

Fig. 2 shows a reactive current control block for the FRT operation. The phase \( \theta \) is locked by phase locked loop (PLL) based on the grid voltage detection value \( v_{\text{ac}} \). During the voltage sag, the detection signal \( v_{\text{frt}} \) becomes high level, and the current phase \( \theta \) is the sum of the grid voltage phase \( \theta' \) and \( \pi/2 \). The reactive current control is realized by generating a current command value with the current phase \( \theta' \).

Fig. 3 shows the control block diagram of the conventional FRT operation where \( V_{\text{dc}} \) is the input DC voltage, \( T_d \) is the dead-time period, \( i_{\text{Ldet}} \) is the inductor current detection value and \( \nu_{\text{sw}} \) is the switching frequency, and \( e^{-s\tau_{\text{delay}}} \) is the delay time of the current detection and the A/D conversion. The current controller is implemented by digital signal processor (DSP). Moreover, a dead-time error voltage of the inverter output is compensated by calculating the dead-time error voltage compensation at a steady state operation. When the inductance is low, it is difficult to compensate the grid disturbance by increasing the disturbance gain. Therefore, the inverter output current overshoot becomes high at the voltage sag due to the use of the conventional FRT control method.

Fig. 4 shows the control block diagram of the FRT operation with a disturbance observer, which has been proposed in [13]-[18]. It is possible to compensate a disturbance by the high-performance disturbance observer, which is implemented on the FPGA. The disturbance compensate voltage is estimated from the output current and the voltage command,

\[
\hat{v}_{\text{dc}} = \frac{\omega_i}{\omega_s + s}(v_{\text{com}} + \omega_i Li_{\text{Ldet}}) - \omega_i Li_{\text{Ldet}} \tag{1}
\]

where, \( \omega_i \) is the cutoff angular frequency of the disturbance observer and \( v_{\text{com}} \) is the output voltage command. The current controller is implemented by DSP. On the other hand, the disturbance observer is implemented by the FPGA. At the steady state operation, it is confirmed that the disturbance observer compensates the output voltage error such as the dead-time error voltage and the voltage drop on the switching devices [19]. However, the amount of the inductor current variation is large at the voltage drop and the voltage recovery. Therefore, even if the high-performance disturbance observer is implemented in the inverter, the inverter output current overshoot may still become very high at grid faults.

Fig. 5 shows the control block diagram of the disturbance observer with the momentary gate-block for the FRT operation. The proposed control method is employed by the FPGA. The momentary gate-block signal \( \text{OC}_L \) and the voltage sag determination signal \( \text{FRT}_{\text{ST}} \) are determined by

\[
\text{OC}_L = \begin{cases} 
0 & (|i_{\text{Ldet}}| \geq I_{\text{ref, OC}}) \\
1 & (|i_{\text{Ldet}}| < I_{\text{ref, OC}})
\end{cases} \tag{2}
\]

\[
\text{FRT}_{\text{ST}} = \begin{cases} 
0 & (|v_{\text{sag}}| \leq v_{\text{rdet}}) \\
1 & (|v_{\text{sag}}| > v_{\text{rdet}})
\end{cases} \tag{3}
\]

where \( I_{\text{ref, OC}} \) is the gate-block threshold of the inverter output current overshoot, \( v_{\text{sag}} \) is the grid voltage lower threshold, \( v_{\text{rdet}} \) is the detected value of the grid voltage. When \( \text{OC}_L \) is zero, the momentary gate block is active. The gate-block period is the same as one period of the carrier. The integrator of the disturbance observer is initialized at the gate-block period after the voltage drop. After that, the gate-block is released in order to continue to operate the inverter. Note that the current over-
shoot rate should be less than 50% of the rated current in order to meet the FRT requirements.

Fig. 6 shows the timing chart of the HPF and the LPF in FPGA for implementing the high-performance disturbance observer. In the HPF, the multiplying result of $X_2$ is outputted with the delay of approximately 100 ns from the detected current of the interconnected inductor $i_{L_{det}}$. The subtracting result $X_3$ is outputted after one clock. Note that one clock equals to 25 ns. $X_3$ is one-sampling-period-delayed value of $X_2$ or zero. $X_3$ value is selected from the table of MUX1 in Fig. 5. The adding result $X_5$ is outputted after one clock. $X_5$ is one-sampling-period-delayed value of $X_4$ or zero. $X_5$ value is also selected from the table of MUX1 from Fig. 5. The multiplying result $X_6$ is outputted with the delay of approximately 100 ns from $X_5$. On the other hand, in the LPF, the subtracting result $Y_2$ is outputted after one clock. $Y_2$ is outputted as one-sampling-period-delayed value $Y_3$ or zero. $Y_3$ value is judged from the table of MUX2 in Fig. 5. The adding result $Y_4$ is outputted after one clock. $Y_4$ is outputted as one-sampling-period-delayed value of $Y_5$ or zero. $Y_5$ value is also judged from the table of MUX2 from Fig. 5. The multiplying result $Y_1$ is outputted with a delay of approximately 100 ns from $Y_5$. Finally, the subtracting result $\hat{\nu}_{dis}$ is outputted after one clock. By the above timing, the disturbance observer is operated at high speed in FPGA.
III. CALCULATION OF ALLOWABLE DELAY TIME FOR GATE-BLOCK

Fig. 7(a) shows a circuit model for the interconnected inductor with the inverter output and the grid voltage. Focusing on the transient response at the grid voltage recovery, the relationship between the time \( t \) and the inductor current \( i_L \) is expressed by

\[
v_{\text{conv}} = L \frac{di_L}{dt} + v_{ac} \quad (4).
\]

Considering to divide the circuit model into two states; a normal operation and an operation of transient response. The normal operation is shown by fig. 7(b) and the operation of transient response is shown by fig. 7(c). Note that \( i_{L,1} \) is the inductor current at the normal operation generated by an inverter output, \( i_{L,2} \) is the inductor current at the transient phenomenon generated by the voltage recovery. Then, \( i_{L,1} \) and \( i_{L,2} \) are shown by

\[
i_{L,1} = -I_L \quad (5),
\]

\[
i_{L,2} = -\frac{V_{ac}}{L} t \quad (6),
\]

where \( I_L \) is the peak of the inductor current, \( V_{ac} \) is the peak of the grid voltage. The inductor current \( i_L \) is shown by (7) that is expressed by adding (5) to (6).

\[
i_L = -I_L - \frac{V_{ac}}{L} t \quad (7)
\]

Moreover, the allowable delay time of the gate-block \( t_{bd} \) is expressed by (8).

\[
t_{bd} = t_h - t_b = \frac{L}{V_{ac}} (-I_L - i_{L,2}) - (-I_L - i_{L,1})
\]

\[
= L \left( i_{L,1} - i_{L,2} \right) \quad (8)
\]

where, \( t_h \) is the period from the occurrence of the voltage recovery to when the inductor current reaches a gate-block threshold, \( t_b \) is the period from the occurrence of the voltage recovery to when the inductor current overshoot rate reaches the FRT requirements, i.e. 50% of the rated current, \( i_{L,1} \) is the gate-block threshold of the inductor current, \( i_{L,1} \) is 50% of the inductor current overshoot.

IV. DESIGN METHOD FOR MINIMIZATION OF INTERCONNECTED INDUCTOR

Fig. 8 shows the flowchart for the minimization of the interconnected inductor in \( LC \) filter. At first, the initial conditions which are the grid-voltage \( v_{ac} \), the output power \( P_{out} \), the switching frequency \( f_{sw} \), the total delay time of the inductor current detection and the control for the gate-block \( t_{delay} \) are decided from the specifications of the grid-connected inverter. By using the initial conditions, the inductance of the interconnected inductor \( L \) is calculated by (8). Moreover, the total delay time \( t_{delay} \) must be shorter than the allowable delay time of gate-block \( t_{bd} \) calculated by (8) in order that it is possible to carry out the gate-block before the inductor current overshoot rate reaches the FRT requirements during the voltage recovery, i.e. \( t_{delay} \). Consequently, the FRT operation meets the FRT requirements by suppressing the inductor current overshoot. When \( t_{delay} \) is longer than \( t_{bd} \), it is necessary to increase the inductance \( L \) to increase \( t_{bd} \) more than \( t_{delay} \). Besides, the capacitance of the filter capacitor in \( LC \) filter is decided by the cut-off frequency depending on the switching frequency.
Table 1 shows the calculation result for the allowable delay time of the gate-block \( t_{bd} \). As the initial conditions, the grid voltage peak \( V_{ac} \) is 282.8 V, the rated inverter output current peak \( I_{l} \) is 7.07 A, the inductance of the interconnected inductor \( L \) is 1.27 mH (% \( Z \) for output impedance) (1.0%), the inverter output current threshold for the gate-block \( i_{L,b} \) is 9.0 A, the inverter output current limit by FRT requirements \( i_{L,th} \) is 10.6 A (1.5 times of \( I_{l} \)). By using the initial conditions, the allowable delay time \( t_{bd} \) is calculated from (8), which results in 7.2 \( \mu \)s. In order to achieve the FRT requirements, it is necessary to achieve that the total delay time of the inductor current detection and the control of gate-block is less than 7.2 \( \mu \)s. However, the inverter circuit has the delay time of the current detection and the sampling. It is difficult to reduce the total delay time less than 7.2 \( \mu \)s. Thus, the momentary gate-block signal OC-L is generated by the analog detection in the detection board in order to reduce the delay time less than 7.2 \( \mu \)s. The fast detection by the analog detection and the disturbance observer implemented on the FPGA together help to meet the FRT requirements.

Fig. 9 shows the simulation result of the proposed FRT method during short grid failure. In the simulation, the total delay time \( l_{delay} \) is 7.2 \( \mu \)s, whereas the others parameter are same as the initial conditions of Table 1. Fig. 9 (b) shows the simulation result at the voltage drop operation. In this result, the inductor current overshoot rate exceeds 50%. However, the FRT requirements does not restrict the current overshoot at the voltage drop. Fig. 9(c) shows the simulation result at the voltage recovery operation. In this simulation, the inductor current overshoot rate is suppressed to be less than 50%. Moreover, the error rate of the calculation result and the simulation result is 0.09%. Therefore, it is confirmed that (8) is valid equation.

V. EXPERIMENTAL RESULTS

Table 2 shows the experimental conditions. In this paper, a 1-kW prototype is verified. The inductance of the interconnected inductor \( L \) is 1.27 mH (% \( Z \) = 1.0%), the carrier frequency \( f_{cry} \) is 80 kHz, the gate-block threshold for suppressing the inductor current overshoot OC-L is 9.0 A, and the over current protection threshold OC is 20 A. When the inductor current reaches to the OC value, the gate-block is active until reset manually.

![Waveform of ZVRT operation.](image1)

![Voltage drop operation.](image2)

![Voltage recovery operation.](image3)
Fig. 10 shows the experimental result of the conventional FRT operation during short grid failure. It is observed from Fig. 10 (b) that, the inductor current $i_L$ exceeds the over current threshold value of 20 A, and after that, the inverter output is stopped by the over current protection. The overshoot rate of the inductor current is 534%. The conventional FRT control method is difficult to suppress the output current overshoot. This problem is caused by the total delay time of the current control employed by DSP and the current detection. When the total delay time is longer than the time that the current overshoot rate reaches the FRT requirements, i.e. 50% of the rated current, it is impossible to suppress the inductor current overshoot under 50%.

Fig. 11 shows the experimental result of the high-performance disturbance observer during short grid failure. In Fig. 11 (b), the inductor current $i_L$ also exceeds the over current threshold value of 20 A even with the high-performance disturbance observer. After that, the inverter output is stopped by the over current protection. The overshoot rate of the inductor current is 486%. Because the control speed of the high-performance disturbance observer is not fast enough, the inverter output current overshoot reaches the over current protection threshold before the high-performance disturbance observer compensates for the inverter output current overshoot. If the inductor current overshoot current is suppressed by only the high-performance disturbance observer, the high speed sampling for the current detection, the high speed control (e.g. MHz level) of the disturbance observer and PWM are needed. Therefore, it is difficult to realize the ZVRT by using only the high-performance disturbance observer.

Fig. 12 shows the experimental result of the proposed FRT operation method during short grid failure. The proposed method can realize the ZVRT operation without disconnecting from the grid. Fig. 12 (b) and (c) show the inductor current waveforms at the voltage drop and the voltage recovery. The maximum inductor current are 9.3 A and 10.4 A. These values are suppressed under the over current threshold of 20 A. Moreover, at the voltage drop, the overshoot from a rated inductor current peak of 7.1 A is 2.2 A, i.e. the overshoot rate of 31.0%. At the voltage recovery, the overshoot from an inductor current peak of 7.1 A is 3.3 A, i.e. the overshoot rate of 46.5%. Thus, the grid-connected inverter with the minimized inductor is possible to operate during the voltage sag without the disconnection from the grid and to suppress the current overshoot rate.

### Table 2. Experimental conditions.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output power $P_{out}$</td>
<td>1 kW</td>
</tr>
<tr>
<td>Carrier freq. $f_{cry}$</td>
<td>80 kHz</td>
</tr>
<tr>
<td>DC link vol. $V_{dc}$</td>
<td>380 V</td>
</tr>
<tr>
<td>Grid voltage $v_{ac}$</td>
<td>200 Vrms</td>
</tr>
<tr>
<td>Carrier freq. of ACR $f_{cry}$</td>
<td>20 kHz</td>
</tr>
<tr>
<td>Samp. freq. of ACR $f_{samp}$</td>
<td>20 kHz</td>
</tr>
<tr>
<td>Dead-time $T_d$</td>
<td>500 ns</td>
</tr>
<tr>
<td>Samp. freq. of DOB $f_{so}$</td>
<td>80 kHz</td>
</tr>
<tr>
<td>Inter. Induc. $L$ (%)</td>
<td>1.27 mH (1.0%)</td>
</tr>
<tr>
<td>Cutoff freq. of DOB $f_c$</td>
<td>2 kHz</td>
</tr>
<tr>
<td>Ang. freq. of ACR $n$</td>
<td>6000 rad/s</td>
</tr>
<tr>
<td>OC level $I_{ref_OC}$</td>
<td>20 A</td>
</tr>
<tr>
<td>OC level OC</td>
<td>9 A</td>
</tr>
</tbody>
</table>

Fig. 10. Experimental result of conventional FRT operation during short grid failure. The grid-connected inverter is stopped due to the over current protection.

Fig. 11. Experimental result of high-performance disturbance observer during short grid failure. Inverter with high-performance disturbance observer is also stopped due to the over current protection.
less than 50% of rated inverter output current. Fig. 12 (d) shows the stability period of the inverter output after the voltage recovery. The period from the grid voltage recovery to the stability of the inverter output is 175.4 ms. This period depends on the response time of PLL. Moreover, the E. ON code requires that the grid-connected inverter outputs more than 90% before a voltage sag of less than 1.0 sec. Therefore, Fig. 12 (d) satisfies the E. ON code.

VI. CONCLUSION AND FUTURE WORK

This paper proposed the FRT control method by using the momentary gate-block with the high-performance disturbance observer. By using the proposed method, it was confirmed that the single-phase inverter with the minimized inductor of \( \% Z = 1\% \) achieved the ZVRT operation without stopping the grid-connected inverter output. Moreover, the inductor current overshoot was suppressed less than 50% of rated inverter output current. Thus, it was confirmed that the inductance of the interconnected inductor was reduced by 1% of \( \% Z \) and still satisfied the FRT requirements. Therefore, it was possible to minimize the interconnected inductor by reducing the inductance.

Future work is the further minimization of the interconnected inductor with the application of a \( \text{LCL} \) filter.

REFERENCES


