Abstract—This paper proposes a power decoupling method utilizing active and passive method to improve the power density. The active power decoupling techniques compensate the double-line frequency power ripple with a small capacitor. However, when whole power ripple is compensated by the active power decoupling circuit, the total volume becomes large due to the additional component in comparison with the passive method with large electrolytic capacitor. The proposed method limits the power ripple compensation value of the power decoupling circuit in order to reduce the buffer capacitance or peak capacitor voltage. Instead, the small electrolytic capacitor is installed on DC-link for the power decoupling capability. In this method, the DC-link capacitor is smaller than that in the passive power decoupling circuit owing to the small buffer power and the low ripple current. From the experimental result, the second order harmonics is reduced by 76.8% by the DC active filter with the small capacitor of 60 μF. Finally, the power density of the DC active filter with the hybrid method is improved by 38% in comparison with the whole active power decoupling operation.

Keywords—Grid connected inverter, double-line frequency power ripple, power decoupling

I. INTRODUCTION

The single phase grid connected inverters are utilizing for DC to single-phase AC power conversion system such as photovoltaic (PV) systems or battery energy storage systems and so on [1]. These converter needs the high efficiency conversion, high reliability, and miniaturization in order to enhance the convenience. Recently, the conversion efficiency has been drastically improved by the wide-band gap devices as SiC-MOSFET [2]. In the DC to single-phase AC system, the double-line frequency power ripple is issue for MPPT performance or battery life-time enhancement. Therefore, the passive power decoupling which use a bulky electrolytic capacitor is necessary. On the other hand, the buffer capacitor voltage has to keep more than the DC-link voltage for the DC active filter control. As the result, minimum capacitance value is increased.

The authors have reported the power density evaluation of the passive power decoupling circuit and the active power decoupling circuit with DC active filter [7]. In this report, the component volume miniaturization for active method is required to reach the power density of the passive method. In particular, if the whole power ripple is compensated by the power decoupling circuit, then the ripple voltage of the buffer capacitor becomes large. On the other hand, the buffer capacitor voltage has to keep more than the DC-link voltage for the DC active filter control. As the result, minimum capacitance value is increased.

This paper presents a hybrid power decoupling technique using the active power decoupling capability and the passive power decoupling capability. In this method, the active power decoupling circuit limits the compensation value of the power ripple in order to reduce the buffer capacitance or buffer capacitor peak voltage. In this case, the power ripple still occurs on DC-link. Therefore, the remaining double-line frequency component is compensated by the DC-link capacitor like a passive active power decoupling. Note that the DC link capacitance is reduced in comparison with that of the typical passive power decoupling circuit because the buffer power on DC link capacitor becomes small by the active method. Besides, the low-order ripple current can suppress owing to the active power decoupling circuit.

The remainder of this paper is organized as follows. In section II, the configuration of the proposed converter and fundamental principle of the power decoupling are explained. In section III, the detail of the power decoupling control is explained. In section IV, the circuit design principle of the passive method and the power decoupling circuit is introduced. Finally, the experimental result and the power density comparison among the passive power decoupling, active power decoupling circuit, and the proposed method are demonstrated.

II. CIRCUIT CONFIGURATION

Fig. 1 shows the single-phase grid-connected inverter with a boost converter. In this converter topology, a bulky electrolytic capacitor \(C_d\) is necessary on the DC-link to absorb the double-line frequency power ripple by the single-phase grid.
Fig. 2 shows a boost type DCA circuit which consists of boost converter and a small buffer capacitor $C_{buf}$ to absorb the double-line frequency power ripple on DC-link. The capacitor $C_{buf}$ has the small capacitance, thus the long life-time capacitor such as a film or a ceramic capacitor is usually used instead of electrolytic capacitor.

Fig. 3 shows the principle of the power decoupling compensation. When both the output voltage and current waveforms are sinusoidal, the instantaneous output power $p_{out}$ is given by

$$p_{out} = \frac{V_{acp} I_{acp}}{2}(1 - \cos 2\alpha t)$$

(1)

where $V_{acp}$ is the peak grid voltage, $I_{acp}$ is the peak inverter output current, and $\omega$ is the angular frequency of the grid voltage [8]. As shown in (1), $p_{out}$ includes the frequency component of the double line frequency. This frequency component should be compensate by the energy buffer in order to obtain the constant DC input power.

In order to absorb this power fluctuation, the instantaneous buffer power $p_{buf}$ should be controlled by

$$p_{buf} = \frac{1}{2}V_{acp}I_{acp}\cos 2\alpha t$$

(2)

When the $p_{buf}$ is obtained as (2), the PV input power $P_{in}$ becomes constant, and it is expressed as

$$p_{in} = \frac{1}{2}V_{acp}I_{acp} = V_{dc}I_{in}$$

(3)

III. CONTROL BLOCK DIAGRAM

Fig. 4 shows the control block diagram for each converter. In the boost converter control, an input current control with PI control is applied to regulate the PV input current. On the other hand, the DC-link voltage and the inverter output current control is applied to current control. The feed forward current control for control stabilization. Thus, the active power decoupling control is applied to the current control directly. On the other hand, the voltage control regulates only average voltage of $C_{buf}$. In addition, the band eliminate filter which has double-line frequency elimination is installed to the detection part of $V_{buf}$.

However, the response speed of the voltage control is limited to slow in comparison with the response speed of the current control for control stabilization. Thus, the active power decoupling control is applied to the current control directly. On the other hand, the voltage control regulates only average voltage of $C_{buf}$. In addition, the band eliminate filter which has double-line frequency elimination is installed to the detection part of $V_{buf}$.

Owing to the active power decoupling control, the power ripple is compensated by the small capacitor $C_{buf}$. Note that, the capacitance of $C_{buf}$ is expressed as

$$C_{buf} = \frac{P_{comp}}{V_{dc}} \cos 2\alpha t$$

(4)

where $P_{comp}$ is the compensation value of the power ripple. $V_{dc}$ is the DC-link voltage. In order to reduce the capacitance of the buffer capacitor $C_{buf}$, the capacitor voltage is actively fluctuated at double-line frequency of the single-phase grid.
\[ C_{dc} = \frac{P_{\text{comp}}}{\alpha V_{\text{ave, shunt}} \Delta V_{\text{buf}}} \]  

where \( V_{\text{ave}} \) is the average voltage, \( \Delta V_{\text{buf}} \) is the ripple voltage. As shown in (5), the buffer power becomes maximum when the \( P_{\text{comp}}^{\ast} \) is set to 1 p.u. In addition, the \( \Delta V_{\text{buf}} \) becomes large for reduction of \( C_{dc} \). However, it means that the high voltage rating is necessary for each component. Focusing on the capacitor volume, it depends on the capacitance and the voltage rating.

In order to solve this problem, the hybrid power decoupling with \( C_{\text{buf}} \) and \( C_{dc} \) is proposed. In this method, the \( P_{\text{comp}}^{\ast} \) is limited to reduce the \( \Delta V_{\text{buf}} \) or \( C_{dc} \). The differential value between the buffer power and the actual ripple power is compensated by the DC-link capacitor \( C_{dc} \). In this case, the capacitance of \( C_{dc} \) is expressed as

\[ C_{dc} = \frac{P_{\text{diff}}}{\omega V_{\text{ave, shunt}} \Delta V_{dc}} \]  

\[ P_{\text{diff}} = P_{\text{ave, p.u.}} - P_{\text{comp}}^{\ast} \]  

where \( P_{\text{diff}} \) is the differential power between actual ripple power and compensation power of the DCA. \( \Delta V_{dc} \) is the ripple voltage of \( V_{dc} \). The case of passive power decoupling, the \( \Delta V_{dc} \) is designed to small in order to obtain the constant value. As a result, the \( C_{dc} \) is drastically increase. The proposed power decoupling method obtains the buffer energy from both the \( C_{\text{buf}} \) and \( C_{dc} \). Therefore, the \( P_{\text{diff}} \) can be reduced in comparison with the passive power decoupling. Finally, the ripple current of the double-line frequency can be suppressed by the DCA. Thus, the \( C_{dc} \) can choose the small electrolytic capacitor with low capacitance. Besides, the life-time of \( C_{dc} \) can be improved by the small ripple current.

IV. CIRCUIT DESIGN

This section introduce the circuit design of the boost converter and the DCA in order to discuss the power density of the power converter. In this paper, the design method of the VSI does not include because it is the same in the active/passive power decoupling capability.

A. Boost converter design

The boost inductor \( L_{dc} \) is designed by the ripple current condition. The inductance of \( L_{dc} \) is expresses as

\[ L_{dc} = \frac{V_{\text{dc}}}{\Delta I_{\text{dc}} f_{\text{sw}}} \]  

where \( V_{\text{dc}} \) is the PV input voltage, \( V_{dc} \) is the DC-link voltage, \( \Delta I_{\text{dc}} \) is the ripple current, \( f_{\text{sw}} \) is the switching frequency.

The inductor volume is decided from many parameters of the components, and there are a lot of ways to choose the core for the inductor. In this paper, the inductor volume is decided from an area product concept using the window area and the cross-sectional area.

The volume of the \( L_{dc} \) is calculated by

\[ \text{Vol}_{L_{dc}} = K \left( \frac{L_{dc} I_{\text{max}}^2}{K_{u} B_{\text{max}} J} \right)^{3} \]  

where \( K_{u} \) is the volume coefficient, \( I_{\text{max}} \) is the maximum current of the inductor, \( K_{u} \) is the fill factor of the window, \( B_{\text{max}} \) is the maximum flux density, and \( J \) is the current density of the wire.

Fig. 5 shows the relationship between the compensation value \( P_{\text{comp}}^{\ast} \) and the capacitance of \( C_{dc} \). Note that the DC-link capacitance is designed from (6). According to Fig. 5, the capacitance is reduced when the \( P_{\text{comp}}^{\ast} \) is increased. In particular, the capacitance for the power decoupling becomes zero when the \( P_{\text{comp}}^{\ast} \) is set to 1 p.u.. Actually, the small capacitor is necessary for the VSI control and the switching filter. Therefore, the small ceramic capacitor should be installed on DC-link because the capacity requirement of \( C_{dc} \) is very small.

On the other hand, the electrolytic capacitor should be selected when the \( P_{\text{comp}}^{\ast} \) is small because the large capacitance is required for the power decoupling capability.

The electrolytic capacitor is selected based on the capacitance from Fig. 5, and the allowable ripple current. With the frequency multipliers, the allowable ripple current is calculated by

\[ I_{\text{ave, cap}} = \sqrt{I_{\text{ave, rms}}^2 + \left( \frac{1}{K_{\text{cap}}} \right)^{\frac{1}{2}} \sum_{n=1} I_{\text{ave}}^2} \]  

where \( I_{\text{ave, rms}} \) is the effective current whose frequencies are double line frequency of the single-phase grid, \( I_{\text{ave}} \) is the effective current at the switching frequency, \( K_{\text{cap}} \) and \( K_{\text{ave}} \) are the frequency multipliers at 100 Hz and the switching frequency, respectively. An electrolytic capacitor, which has the allowable ripple current higher than the result of (10), should be required. In the passive method, the large ripple current rating is necessary because the \( I_{\text{ave, rms}} \) becomes large. However, the hybrid method can reduce the ripple current with low-order harmonics by the DC active filter. Therefore, an electrolytic capacitor with low current rating can select in the proposed method.
Fig. 6 shows the relationship between the low-order harmonics ripple current through the DC-link capacitor with 100 Hz and the compensation value of $P_{\text{comp}}^*$. The low-order ripple current is suppressed by the active power decoupling circuit. Therefore, the small electrolytic capacitor with low ripple current rating is applied for the hybrid method in order to improve the power density.

### B. DC active filter design

The inductor of DCA $L_{\text{buf}}$ is also designed from the ripple current as the boost converter, and the inductance $L_{\text{buf}}$ is expressed as

$$L_{\text{buf}} = \frac{V_{\text{dc}}}{\Delta I_{\text{buf}} \cdot f_{\text{sw}}} \left( \frac{V_{\text{buf, ave}}}{2} + \frac{\Delta V_{\text{buf}}}{2} \right) - V_{\text{dc}}.$$  \hspace{1cm} (11)

the ripple current becomes the maximum value when the difference between the dc-link voltage and the buffer capacitor voltage reaches the maximum. Therefore, the $L_{\text{buf}}$ is designed at the buffer capacitor peak voltage condition. The buffer capacitor peak voltage is calculated by (5). The inductor current is also calculated from (9). Note that the inductor current becomes small in the hybrid method. Therefore, the inductor volume is reduced when the $P_{\text{comp}}^*$ is set to low value.

Fig. 7 shows the relationship between the compensation value $P_{\text{comp}}^*$ and the minimum buffer capacitance for voltage control, and Fig.8 shows the relationship between the buffer capacitor peak voltage and the buffer capacitance condition. The buffer capacitor voltage has to keep more than the DC-link voltage due to the boost-up operation. According to Fig. 7, the minimum value of $C_{\text{buf}}$ becomes large when the $P_{\text{comp}}^*$ is increased. This is because the ripple voltage $\Delta V_{\text{but}}$ becomes large. Therefore, the small buffer capacitor is obtained when $P_{\text{comp}}^*$ is set to low value. In addition, the capacitance of $C_{\text{buf}}$ is drastically reduced when the average voltage $V_{\text{buf, ave}}$ is set to high. On the other hand, the buffer capacitor peak voltage becomes large from Fig. 8. As the result, the switching loss of the DCA increases. However, the peak voltage condition is changed due to the buffer capacitance design. For example, the peak voltage is reduced when the $C_{\text{buf}}$ is the same at each compensation value. Therefore, the relationship between the heat sink volume and the buffer capacitor volume has the trade-off because the buffer capacitor is designed to minimum value at each compensation condition, the peak buffer capacitor becomes same.

### C. Heat sink design

Generally, the cooling system volume is decided from the thermal resistance. In this paper, the cooling system volume is designed by the Cooling System Performance Index (CSPI). CSPI means the cooling performance per unit volume of the cooling system. The cooling system is miniaturized when CSPI become higher. The volume of the cooling system $Vol_{\text{heatsink}}$ is given by

$$Vol_{\text{heatsink}} = \frac{1}{R_{heatsink} \text{CSPI}}.$$  \hspace{1cm} (12)
where $R_{th(f-a)}$ is the thermal resistance of the cooling system which is given by

$$R_{th(f-a)} = \frac{T_j - T_a}{P_{loss}}$$

where $T_j$ is the junction temperature of the switching device, $T_a$ is the ambient temperature, and $P_{loss}$ is the converter losses. The total loss $P_{loss}$, which is composed of the conduction loss $P_{loss,cond}$ and the switching loss $P_{loss,sw}$ from the switching devices, and there are given by following equation.

$$P_{loss,cond} = \frac{1}{T_{out}} \int_{0}^{T_{out}} r_{on} i_{on,buffer} dt$$  \hspace{1cm} (14)

$$P_{loss,sw} = 1 \int_{0}^{T_{out}} \left( e_{on} + e_{off} \right) f_{sw} \frac{1}{T_{out}} \int_{0}^{T_{out}} v_{dc} i_{on,buffer} dt$$  \hspace{1cm} (15)

respectively, where, $T_{out}$ is the period of the grid, $r_{on}$ is the on-resistance of the switching devices, $f_{sw}$ is the switching frequency of the DCA, $e_{on}$ and $e_{off}$ are the turn-on and turn-off energy per switching referred from a datasheet, respectively, $E_{dc}$ and $I_{dc}$ are the voltage and the current under the measurement condition of the switching loss described in the datasheet.

The boost converter losses are also obtained based on (14) and (15), and it is calculated by

$$P_{loss,cond} = \frac{1}{T_{out}} \int_{0}^{T_{out}} r_{on} i_{on,buffer} dt$$  \hspace{1cm} (16)

$$P_{loss,sw} = 1 \int_{0}^{T_{out}} \left( e_{on} + e_{off} \right) f_{sw} \frac{1}{T_{out}} \int_{0}^{T_{out}} v_{dc} i_{on,buffer} dt$$  \hspace{1cm} (17)

V. EXPERIMENTAL RESULT AND POWER DENSITY EVALUATION

In this section, the fundamental consideration is demonstrated by experiment. Table I shows the experimental condition.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Quantity</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_m$</td>
<td>Input voltage</td>
<td>200 V</td>
</tr>
<tr>
<td>$P_{rated}$</td>
<td>Rated power</td>
<td>1 kW</td>
</tr>
<tr>
<td>$f_m$</td>
<td>Switching frequency</td>
<td>20 kHz</td>
</tr>
<tr>
<td>$C_{buf}$</td>
<td>Buffer capacitor</td>
<td>60 μF</td>
</tr>
<tr>
<td>$C_{dc}$</td>
<td>DC link capacitor</td>
<td>40 μF</td>
</tr>
<tr>
<td>$f_{es}$</td>
<td>Grid frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>$V_{ac}$</td>
<td>Grid voltage</td>
<td>200 Vrms</td>
</tr>
</tbody>
</table>

Fig. 9 shows the experimental result when $P_{comp}^*$ is set to 1.0 p.u., and Fig. 10 shows the harmonic analysis result of the PV input current. According to Fig. 9 (b), the PV input current becomes constant in comparison with without power decoupling. In addition, it is confirmed that the buffer capacitor voltage is fluctuated at the double-line frequency by the active power decoupling control. Therefore, the active power decoupling operation is achieved. According to Fig. 10, the second order harmonics is reduced by 76.8% in comparison with without active power decoupling control.

Table II shows the component parameters, and Fig. 11 shows the pareto front between the power density and the conversion efficiency when the buffer capacitance is changed to minimum at each condition. In this figure, the boost converter and the DCA are considered. The conversion losses are calculated from (14) to (17). In addition, the electrolytic capacitor is selected based on the minimum capacitance value for the power decoupling and the low-order harmonics current ripple. Finally, the power density of the active power decoupling circuit based on the flying capacitor DC/DC converter (FCC) without the additional components is also considered. Note that the detail of the converter operation and the circuit configuration is introduced in [8].
According to Fig. 11, the power density of the DC active filter with whole power decoupling is 4.32 kW/dm$^3$. On the other hand, the power density of the DC active filter with hybrid method is improved by 38% when the $P_{comp}$ is set to 0.2 p.u. This is because the buffer inductor volume is drastically reduced. On the other hand, the power density of the FCC becomes high more than the DCA and passive method because this circuit does not need the additional inductor for the power decoupling capability. The power density of the FCC with the hybrid method is also improved by 7%. This is because the flying capacitor volume is reduced.

Fig. 12 shows the pareto front when the buffer capacitance is the same at each condition. In this case, the buffer capacitance is designed by the whole power decoupling condition. According to Fig. 12, the each power density of the DCA with the hybrid method is improved because the buffer inductor and the heat sink volume becomes small. However, the power density of the FCC with the hybrid method is decreased. This is because the boost inductor current is the same at each condition. In other words the power density of the FCC depends on the DC-link capacitor, and the heat sink. In this case, the increasing rate of the DC-link capacitor volume is large in comparison with the reduction of the heat sink volume. As the result, the power density becomes low. According to Fig. 11 and 12, it is confirmed that the buffer capacitor minimization design with the hybrid method achieves the high power density.

VI. CONCLUSION

This paper proposed the hybrid power decoupling method utilizing the active power decoupling circuit and passive power decoupling to reduce the circuit volume. The proposed method uses the active power decoupling circuit and the small electrolytic capacitor in order to compensate the power ripple. As the experimental result, the second order harmonics of input current is reduced by 76.8%. Finally, the power density of the hybrid method is improved by 38% in comparison with the full power decoupling control. In addition, the FCC with the hybrid method is obtained the high power density in comparison with the passive method and the DCA.

REFERENCES


