Open-loop-based Island-mode Voltage Control Method for Single-phase Grid-tied Inverter with Minimized LC Filter

Satoshi Nagai* Student member, Jun-ichi Itoh*a) Senior member

(Manuscript received Jan. 00, 20XX, revised May 00, 20XX)

This paper proposes an island-mode voltage control method using an open-loop control that applies a high-gain disturbance observer (DOB) for a single-phase inverter with a low-capacitance output filter. The output voltage is distorted with low capacitance obtained from the conventional method that consists of a PID regulator for an automatic voltage regulator and a PI regulator for an automatic current regulator. To compensate for the output voltage distortion, the high-gain DOB for the output voltage is applied for open-loop-based voltage control. DOB is implemented into a field-programmable gate array with high-speed sampling. In the LC filter of a 1-kW prototype, the impedance of the inductor is minimized to 1.0% of the normalized inverter impedance, whereas the admittance of the capacitor is reduced to 0.25% of the normalized inverter admittance. Using the proposed method, the inverter output voltage total harmonic distortion is reduced by 82.4% even with the diode rectifier load compared to conventional voltage control, whereas the constant output voltage is achieved regardless of load conditions.

Keywords: Grid-tied inverter, Island-mode, Minimized LC filter, Open-loop-based voltage control

1. Introduction

In recent years, grid-tied inverters such as photovoltaic systems, fuel cell systems, and wind turbine systems have been actively studied for energy conservation (1-3). An inverter must have a small volume to increase the power density of the system (4, 5). Because interconnected inductors account for most of the inverter size, it is desirable to reduce the size of the interconnected inductors. By reducing the inductance, it is possible to reduce the volume of the inductor. This can be achieved using high switching frequency silicon carbide (SiC) or gallium nitride (GaN)-based devices, applied using the same current ripple. Moreover, the capacitance of the filter capacitor can be reduced by designing a filter with a high cutoff frequency. Therefore, it is possible to apply a high resonance frequency output filter for the inverter by increasing the switching frequency. On the other hand, the inverter output current overshoot rate becomes high during the voltage sag when the inductance of the interconnected inductor is reduced. Thus, the authors propose a high-speed gate-block method and the design of an LC or LCL filter to meet the fault ride-through (FRT) requirements (6, 7). In particular, to meet the FRT requirements, a filter capacitor with low capacitance is designed to reduce the resonance.

The grid-tied inverter is required to perform the island-mode operation to supply power to the load, when a blackout in a long period that exceeds the FRT requirements occurs (8-10). In order to output the voltage, it is necessary to implement a voltage controller for the inverter. However, the disturbance suppression performance of the voltage controller worsens due to the low capacitance of the filter capacitor in the minimized LC filter. The inverter output voltage is distorted when the island-mode operation with low disturbance suppression performance is connected to a nonlinear load, such as a rectifier load. As a solution to this problem, the control response of the voltage controller and the current controller are increased to enhance the disturbance suppression performance. However, the increase in the control response is based on the limited detection delay time and the sampling frequency. Moreover, to improve the output voltage distortion, voltage control methods, such as an uninterruptible power supply (UPS) system, are proposed in (11), (12). It is not necessary to consider the FRT operation for the operation of a UPS. Thus, it is possible to increase the capacitance of the filter capacitor of the output filter. The voltage control methods of (11) and (12) do not consider the output of the low capacitance filter. Therefore, in the grid-tied inverter, the voltage control with low capacitance must be considered. Moreover, it is necessary to implement a complex control or sampling method for the control methods of (11) and (12).

This paper proposes a new open-loop-based island-mode voltage control method equipped with high-gain disturbance suppression in order to achieve low total harmonic distortion (THD) of the output voltage. The originality of this paper is that an island-mode voltage control with a minimized LC filter can compensate for an output error voltage for the load current without a current feedback loop. Moreover, it is not necessary to consider the interference between the voltage controller and the current controller. This control is defined as the voltage disturbance compensation open-loop control (VDCOLC) in this paper. The proposed VDCOLC compensates for the load current disturbance by using the output voltage detection value to calculate the disturbance through a high-gain disturbance observer (DOB) (13-15). In order to compensate for the disturbance with high-speed sampling, the high-gain DOB is implemented using a field-programmable gate array (FPGA). By using this proposed VDCOLC, a reduction of THD for the inverter output voltage is confirmed with a 1-kW prototype.

2. Problem of Island-mode Voltage Control with Minimized LC Filter

Figure 1 shows a circuit configuration of a single-phase grid-tied
in the above problem. As a result, the disturbance suppression performance must be increased.

The disturbance suppression performance is improved by using the filter capacitor current control. The performance for the voltage controller, such as the load current, is included in the filter capacitor current. Thus, the disturbance compensation for the output voltage controller is not necessary by the filter capacitor current feedback control. Moreover, it is necessary to increase the control response, which is limited due to the controller hardware, to achieve the island mode operation.

Thus, it is necessary to improve the disturbance suppression performance to achieve the island-mode operation with the minimized LC filter.

3. Open-loop-based Voltage Control for Island-Mode Operation

3.1 Current Detection Problem of Filter Capacitor

Figure 2 shows a conventional closed-loop-based island-mode voltage control with a current controller consisting of a PI regulator. In general, island-mode voltage control is carried out by a voltage controller that has an inner loop of the current controller. Note that the disturbance suppression performance is improved by using the filter capacitor current control. The disturbance for the voltage controller, such as the load current, is included in the filter capacitor current. Thus, the disturbance compensation for the output voltage controller is not necessary by the filter capacitor current feedback control. Moreover, it is necessary to increase the control response, which is limited due to the controller hardware, to achieve the island mode with the minimized LC filter.

Figure 3 shows the filter capacitor current detection value under the same output voltage with different detection delay time of the filter capacitor current. The impedance of the interconnected inductor is 1.0% of the normalized inverter impedance, and the admittance of the filter capacitor is 0.25% of the normalized inverter admittance in the 1-kW system. The detection of the filter capacitor average current for one switching period is required, as shown in Fig. 2. However, the filter capacitor current has a large current ripple when the low capacitance of the filter capacitor is applied, because the switching frequency becomes higher than the fundamental frequency component of the output current. Thus, it is impossible to detect the filter capacitor average current per the switching period due to the current detection delay time. In Fig. 3 (a) and (b), it is possible to detect the average filter capacitor current as a sinusoidal wave when the detection delay time is 0 s or half the carrier period (6.25 μs). However, the detection point of the output current is different from the average value, i.e., the filter capacitor current detection value becomes a non-sinusoidal wave when the detection delay time of the filter capacitor current becomes longer, as shown in Fig. 3(c) as 10 μs. Thus, it is impossible to detect the filter capacitor average current due to the above problem. As a result, the inverter output voltage THD becomes worse. It is necessary to apply multirate sampling for the average capacitor detection value.

![Fig. 1. Circuit diagram for island mode. In this paper, the output LC filter is minimized.](image1)

![Fig. 2. Control block diagram of conventional closed-loop-based voltage control for island-mode operation. To improve the disturbance suppression performance, the control response must be increased.](image2)

![Fig. 3. Comparison of filter capacitor current detection with different current detection delay time.](image3)
current detection \(^{(11,12)}\) to solve above problem.

### 3.2 Proposed Open-loop-based Island-mode Voltage Control

The resonant frequency of the filter is shifted to the high frequency range when the LC filter is minimized. The transfer function for the output voltage command with the open-loop operation \(G_{\text{con,OL}}(s)\) is expressed as

\[
G_{\text{con,OL}}(s) = \frac{1}{s^2 LC_f + 1} \quad \text{................................................ (2).}
\]

The transfer function becomes wide bandwidth for the output voltage command \(v_c\) with the minimized LC filter by (2). Therefore, an open-loop-based voltage control can be employed without the occurrence of the output voltage resonance. Nevertheless, the output voltage with the open-loop-based voltage control varies highly, dependent on the load, because the output voltage is not fed back and is not regulated by the voltage controller. Furthermore, an odd number of harmonic components occur in the output voltage due to the nonlinear output current when a diode rectifier load is connected to the inverter. Therefore, it is necessary to compensate for the disturbance of the output current to obtain a stable and constant output voltage regardless of the load.

Figure 4 shows the conventional open-loop-based island-mode voltage control with typical dead-time compensation. The output voltage error due to the dead-time error voltage is compensated by using this method. However, the harmonic components due to a nonlinear load, such as the diode rectifier, cannot be compensated.

Figure 5 shows the proposed VDCOLC. In order to achieve high-gain compensation, the compensator is implemented by an FPGA. Moreover, the compensator is operated as a DOB that compensates for the disturbance due to the output current \(i_{\text{out}}\). The disturbance estimation value \(\hat{v}_{\text{dis}}\) is expressed by

\[
\hat{v}_{\text{dis}} = \frac{\omega}{s + \omega} v_{\text{con}} - \frac{\omega}{s + \omega} v_{\text{cdet}} \quad \text{................................................ (3),}
\]

where \(\omega\) is the cutoff angular frequency of the DOB; \(v_{\text{con}}\) is the voltage command after the disturbance compensation; and \(v_{\text{cdet}}\) is the detection value of the filter capacitor voltage.

Moreover, a grid-tied inverter is disconnected from the grid when a blackout or a long period voltage sag occurs in the grid and the inverter is only connected to the load. Switching behavior from grid-tied to island operation is determined by detection of the blackout or the long period voltage drop. The transition of the grid-tied operation to island-mode operation is carried out when the following conditions are detected: (i) drop of the grid voltage below the threshold of the voltage drop defined by the FRT requirements, such as the E.ON grid code \(^{(17)}\); (ii) occurrence of a long period voltage drop exceeding the FRT operation duration defined in the FRT requirements \(^{(17)}\). Thus, the voltage source inverter (VSI) control is switched from the grid-tied operation with the current control to the proposed voltage control for the island operation mode when the above conditions are detected. Moreover, the proposed island mode operates with the DOB to obtain the sinusoidal waveforms based on the voltage command. Therefore, it is possible to supply the power to the load during the transition operation because the output voltage and frequency commands are the same as the grid voltage and grid frequency. However, when a nonlinear load, such as a diode rectifier load, is connected, an inrush current prevention method, such as an initial charge circuit or an output current limiter, is necessary to stabilize the inverter operation.

In order to reduce the resonance component of the LC filter by using an LPF, the cutoff frequency of the LPF is designed to be less than 1/10 to 1/2 for the resonant frequency of the LC filter \(f_{\text{res,LC}}\). Thus, it is possible to reduce the effect of the LC filter resonance. However, in order to increase the performance of the disturbance compensator, it is necessary to increase the cutoff frequency of the LPF. Due to the current disturbance caused by the diode rectifier load, the odd-order harmonic components are included in the inverter output voltage. For instance, when considering the reduction of the harmonics to 11th order for the fundamental wave of the output voltage, the 11th order harmonic wave is 550 Hz when the fundamental wave is 50 Hz. Thus, it is necessary to increase the LPF cutoff frequency of the DOB to greater than 550 Hz. Therefore, in order to consider the suppression of the harmonics to \(k\) order, the proposed method is applied subject to the following condition:

\[
k f_{\text{out}} < f_{\text{res,LC}} < \frac{f_{\text{res,LC}}}{n}, \quad \left(n: 2 \sim 10, f_c = \frac{\omega}{2\pi} \right) \quad \text{........................................ (5),}
\]

where \(f_{\text{out}}\) is the frequency of the output voltage; and \(n\) is the ratio for the resonant frequency of the LC filter \(f_{\text{res,LC}}\), which implies a DOB cutoff frequency from 1/10 to 1/2 for the resonant frequency of the LC filter. In this paper, the resonant frequency of the LC filter is approximately 10 kHz, where \(L = 1.29\ \text{mH} \ (\%Z = 1.0\%), \) and \(C_f = 0.2\ \mu\text{F} \ (\%Y = 0.25\%); \) therefore, if \(k = 1\) is eleven, it is possible to meet (5). Furthermore, to compensate for the 11th order harmonic without interfering with the resonant frequency of the LC filter, the DOB cutoff frequency is set to 2 kHz.

Figure 6 shows the comparison of the disturbance gain characteristics of a conventional closed-loop-based voltage control and the proposed VDCOLC. The controller of the conventional method is similarly constructed as in Fig. 2, where the angular
frequency of the voltage controller is 3000 rad/s, and the angular frequency of the current controller is 30000 rad/s. Moreover, the disturbance suppression gain is calculated from the transfer function, where the output current \( i_{\text{out}} \) is the input, and the output voltage \( v_c \) is the output. Furthermore, the disturbance suppression performance is analyzed by sweeping the frequency of the disturbance suppression gain from 1 Hz to 100 kHz, as shown in Fig. 6; the disturbance gain is reduced with the proposed control from 30 Hz to 1 kHz of the disturbance frequency, which includes the harmonic components from 1st to 20th for the fundamental frequency of the output voltage. Thus, it is possible to reduce the output voltage distortion by using the proposed method.

4. Simulation Results for Proposed VDCOLC

Table 1 shows the simulation conditions for the proposed method. The LC filter parameter and the DOB cutoff frequency are changed in the simulation results.

Figure 7 shows the simulation results of the proposed method with the diode rectifier load. In Fig. 7(a), it is possible to suppress the inverter output voltage THD to less than 5.0%, when the resonant frequency of the LC filter is 10 kHz \((L = 1.29 \text{ mH}; \%Z = 1.0\%), C_f = 0.2 \mu\text{F}; \%Y = 0.25\%)\), and the DOB cutoff frequency is 2 kHz. The LC filter parameter is designed to suppress the output current overshoot with low inductance during the voltage sag \( \gamma \). In order to reduce the resonance of the output current at the voltage fluctuation, the capacitance of the filter capacitor is designed to be small. The inverter output voltage THD is 1.56%. Moreover, with the DOB cutoff frequency lower than the resonant frequency of the LC filter, it is possible to reduce the resonance component in the inverter output voltage. Thus, the resonant component of the inverter output voltage in Fig. 7(a) does not occur, i.e., the condition of Fig. 7(a) meets (5). In Fig. 7(b), the resonant frequency of the LC filter and the DOB cutoff frequency are 2 kHz. The inverter output voltage THD is higher than 5%; in addition, the resonance occurs in the inverter output voltage. This is because the condition of Fig. 7(b) does not meet (5), i.e., the LC filter resonance component is included in the voltage command. In Fig. 7(c), the resonant frequency of the LC filter is 10 kHz and the DOB cutoff frequency is 200 Hz. The inverter output voltage THD is higher than 5.0% in this condition. This is because the disturbance suppression performance of the DOB decreases due to the low DOB cutoff frequency. Thus, the inverter output voltage THD is worse for the diode rectifier load due to the disturbance. In addition, the dead-time error voltage compensation by the DOB is not effective enough due to the low DOB cutoff frequency. In Fig. 7(d), the resonant frequency of the LC filter is 2 kHz and the DOB cutoff frequency is 200 Hz. The inverter output voltage THD is also higher than 5.0% in this condition. The inverter output voltage includes the distortion due to the low resonant frequency of the LC filter. Furthermore, the disturbance compensation value is not effective enough for the diode rectifier load due to the low DOB cutoff frequency. Thus, the inverter output voltage THD in Fig. 7(d) is higher than the condition of Fig. 7(c). In conclusion, the proposed method can only be applied in the area of (5).

5. Experimental Results

In the experimental verification of the island-mode operation, three cases of load test are considered. The load conditions are as follows:

(a) No-load.

(b) Linear load, such as resistance load.

(c) Nonlinear load, such as diode rectifier load.

Table 2 shows the experimental conditions. By considering the frequency of the voltage command as 50 Hz, the angular frequency of the voltage controller for the conventional closed-loop-based island-mode voltage control is designed to ten times the voltage command frequency. Thus, the angular frequency is set to 3000 rad/s. Moreover, in order to prevent interference, the angular frequency of the current controller is designed to ten times the angular frequency of the voltage controller. Thus, the angular frequency of the current controller is set to 30000 rad/s. Note that the minimized LC filter parameter is designed such that the FRT requirements are met during the voltage sag \( \gamma \). The island-mode operations are compared with the conventional closed-loop-based voltage control, the conventional open-loop-based island mode with dead-time error compensation, and the proposed VDCOLC.

5.1 No-load Operation

Figure 8 shows the experimental results for the no-load operation. In Fig. 8(a), (b), and (c), the output voltage THD of the three methods are suppressed to less than 5.0%. However, the inverter output voltage THD in Fig. 8(a) is high in the conventional closed-loop-based voltage control. This is because the filter capacitor current detection has a delay time that is different from the half period of the carrier, as shown in Fig. 3(c). Thus, it is impossible to detect the average value for the filter capacitor current. Therefore, the inverter output voltage is distorted in Fig. 8(a). In particular, the distortion of the inverter output voltage with the proposed method is reduced by 70.2% compared with the conventional closed-loop-based voltage control. In addition, the output voltage in Fig. 8(a) is higher than the voltage command due to the high gain of the current controller. In order to regulate the output voltage in Fig. 8(a), it is necessary to reduce the gain of the current controller. Moreover, the output voltage in Fig. 8(b) is also higher than the voltage command due to typical dead-time compensation. The dead-time error voltage does not occur in the no-load operation. Thus, the output voltage increases by the dead-time compensation value. On the other hand,
Figure 9 shows the experimental result of AVR and ACR of DOB based voltage control at the rated load. In Fig. 10(a), the output voltage THD is high compared with both methods of Fig. 9(b) and (c), for the same reason as in Fig. 8(a). In particular, the inverter output voltage THD with the proposed method is improved by 61.4% compared with the conventional closed-loop based voltage control at the rated load. In addition, the output voltage in Fig. 9(a) is higher than the voltage command for the same reason as in Fig. 8(a). Moreover, the output voltage in Fig. 9(b) decreases due to the load current compared with Fig. 8(b). On the other hand, the output voltage in Fig. 9(c) is almost the same as the voltage command.

5.2 Linear-load Operation

Figure 9 shows the experimental results for the linear load operation. In Fig. 9(a), (b), and (c), the output voltage THD at the rated power with three methods are also suppressed to less than 5.0%. The inverter output voltage THD in Fig. 9(a) is high compared with both methods of Fig. 9(b) and (c), for the same reason as in Fig. 8(a). In particular, the inverter output voltage THD with the proposed method is improved by 61.4% compared with the conventional closed-loop-based voltage control at the rated load. In addition, the output voltage in Fig. 9(a) is higher than the voltage command for the same reason as in Fig. 8(a). Moreover, the output voltage in Fig. 9(b) decreases due to the load current compared with Fig. 8(b). On the other hand, the output voltage in Fig. 9(c) is almost the same as the voltage command.

Figure 10 shows the output voltage THD characteristic and the output voltage variation against the linear load. In Fig. 10(a), the output voltage THD with the proposed method is reduced more effectively than with the conventional closed-loop-based voltage control. The maximum improvement of the output voltage THD is

---

Table 2. Experimental conditions.

<table>
<thead>
<tr>
<th>Output power $P_{out}$</th>
<th>1 kW</th>
<th>Carrier fre. $f_{c}$</th>
<th>80 kHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC link vol. $V_d$</td>
<td>380 V</td>
<td>Samp. fre. of DSP $f_s$</td>
<td>20 kHz</td>
</tr>
<tr>
<td>Output volt. command</td>
<td>$V_*$</td>
<td>200 V rms</td>
<td>Angl. fre. of AVR $\omega_{avr}$</td>
</tr>
<tr>
<td>Inter. Induc. (%Z)</td>
<td>$L_i$</td>
<td>1.29 mH (1.0%)</td>
<td>Angl. fre. of ACR $\omega_{acr}$</td>
</tr>
<tr>
<td>Filter cap. (%Y)</td>
<td>$C_f$</td>
<td>0.2 mF (0.25%)</td>
<td>Samp. fre. of DOB $f_{DOB}$</td>
</tr>
<tr>
<td>Cutoff fre. of DOB</td>
<td>$f_{c}$</td>
<td>2 kHz</td>
<td></td>
</tr>
</tbody>
</table>
80.8% at a load of 0.9 p.u. Moreover, the inverter output voltage THD characteristic with the conventional open-loop-based island mode or the proposed method are approximately constant compared with the conventional closed-loop-based voltage control in the load range from 0 p.u. to 1.0 p.u. The cause of the difference for the inverter output voltage THD with the conventional closed-loop-based voltage control is that the variation in the load current causes the error of the filter capacitor average current detection value. Due to the detection error of the filter capacitor average current, the inverter output voltage becomes a non-sinusoidal wave. Thus, the operation of the conventional closed-loop-based voltage control becomes unstable. On the other hand, in Fig. 10(b), the inverter output voltage with the conventional closed-loop-based voltage control is almost constant in the load range from 0 p.u. to 1.0 p.u. This is because the voltage controller regulates the inverter output voltage. However, the output voltage with the conventional open-loop-based voltage control varies significantly depending on the load. This is because the inverter output voltage decreases due to the decrease in the filter capacitor current by the load current. On the other hand, the output voltage with the proposed method is constant. In the proposed control, the DOB uses the detection value of the output voltage to estimate the output current and then compensates for the disturbance of the output current. On other perspective, the output voltage is indirectly regulated by a feedback loop in the DOB. Therefore, in the proposed method, it is possible to have the inverter output a constant voltage during the island mode with a linear load.

5.3 Nonlinear-load Operation

Figure 11 shows the experimental results for the nonlinear load operation. The diode rectifier is applied as a nonlinear load. The
The output voltage THD is less than 5.0%. It is possible to suppress the dead time compensation effect of the output voltage THD with the proposed method. Thus, the inverter output voltage becomes a sinusoidal wave even with the diode rectifier load. Therefore, it is possible to suppress the output voltage THD by using the proposed method.

Figure 12 shows the THD characteristic and the output voltage variation against the nonlinear load. In Fig. 12(a), the output voltage THD with the proposed method is reduced more effectively than with the conventional closed-loop-based voltage control or the conventional open-loop-based voltage control. The maximum improvement of the output voltage THD with the proposed method compared with the conventional closed-loop-based voltage control at the heavy nonlinear load is 82.4%. Moreover, in Fig. 12(b), the output voltage with the conventional open-loop-based island mode decreases greatly at the heavy nonlinear load. On the other hand, the output voltage with the conventional closed-loop-based voltage control and the proposed method has a constant value. Thus, in the proposed method, it is possible to have the inverter output a constant voltage during the island mode with a nonlinear load. Therefore, it is confirmed that by using the proposed method, the output voltage is constant regardless of any conditions of load, i.e., linear/nonlinear load, or light/heavy load.

6. Conclusion

This paper proposed an open-loop-based island-mode voltage control with high-gain disturbance compensation when the LC filter is minimized. Moreover, the application area of the proposed method is clarified by the DOB cutoff frequency and the resonant

![Graph Image]
The output voltage THD with the output voltage is constant in the island mode regardless of frequency of the LC filter. By using the proposed method, the output voltage THD with the proposed method is suppressed to less than 5.0%. In particular, the output voltage THD was improved by 82.4% compared with the conventional closed-loop-based voltage control when the nonlinear load was connected. Therefore, the proposed method was confirmed as to the utility of the island mode with the minimized LC filter.

References


Satoshi Nagai

(Student member) received his B.S. and M.S. degrees in electrical and electronics engineering from Niigata University, Niigata, Japan in 2011, and electrical, electronics and information engineering from Nagaoka University of Technology, Niigata, Japan in 2017, respectively. Since 2011, he has been with Diamond Electric Mfg. Co., Ltd., Japan. Presently, he is a Ph.D. candidate at Nagaoka University of Technology, Niigata, Japan. He is the student member of IEEE and IEIEE. His current research interests include control techniques and design of grid-tied systems.

Jun-ichi Itoh

(Senior member) received his M.S. and Ph.D. degree in electrical and electronic systems engineering from Nagaoka University of Technology, Niigata, Japan in 1996, 2000, respectively. From 1996 to 2004, he was with Fuji Electric Corporate Research and Development Ltd., Tokyo, Japan. He was with Nagaoka University of Technology, Niigata, Japan as an associate professor. Since 2017, he has been a professor. His research interests are matrix converters, dc/dc converters, power factor correction techniques, energy storage system and adjustable speed drive systems. He received IEEE Academic Promotion Award (IEEE)
Technical Development Award) in 2007. In addition, he also received Isao Takahashi Power Electronics Award in IPEC-Sapporo 2010 from IEEJ, 58th OHM Technology Award from The Foundation for Electrical Science and Engineering, November, 2011, Intelligent Cosmos Award from Intelligent Cosmos Foundation for the Promotion of Science, May, 2012, and Third prize award from Energy Conversion Congress and Exposition-Asia, June, 2013. Prizes for Science and Technology (Development Category) from the Commendation for Science and Technology by the Minister of Education, Culture, Sports, Science and Technology, April 2017. He is a senior member of the Institute of Electrical Engineers of Japan, the Society of Automotive Engineers of Japan and the IEEE.