Thermal Stress Reduction for DC-link Capacitors of Three-phase VSI with Multiple PWM Switching Patterns

Koroku Nishizawa
Nagaoka University of Technology
Nagaoka, Niigata, Japan
koroku_nishizawa@stn.nagaokaut.ac.jp

Jun-ichi Itoh
Nagaoka University of Technology
Nagaoka, Niigata, Japan
itoh@vos.nagaokaut.ac.jp

Satoru Fujita
Fuji Electric Co., Ltd.
Tokyo, Japan
fujita-satoru@fujielectric.com

Akio Toba
Fuji Electric Co., Ltd.
Tokyo, Japan
toba-akio@fujielectric.com

Hidetoshi Umida
Fuji Electric Co., Ltd.
Tokyo, Japan
umida-hidetoshi@fujielectric.com

Abstract—This paper demonstrates the thermal stress reduction for the DC-link capacitors with multiple PWM strategies. An optimized positioning of the gate pulse reduces the DC-link capacitor current. The capacitor current reduction space vector PWM (SVPWM) strategies reduces the film capacitor core temperature by a maximum of 9.0℃ compared to those obtained with the conventional strategies, whereas the maximum allowable temperature of the film capacitor is 105℃. The carrier-based PWM approaches also reduce the thermal stress; however, the reduction amount is not as large as the SVPWM approach. In addition to the trade-off between the implementation requirement and the reduction effect on the capacitor current, the analytical and experimental results confirm that there is a trade-off between the improved capacitor current harmonics and the worsened load current harmonics.

Keywords—Two-level voltage source inverter, DC-link capacitor, Thermal stress, PWM

I. INTRODUCTION

Three-phase AC motors are widely used in both industrial and household applications [1]–[5]. The employment of film capacitors in the DC-link part of the three-phase VSI have been actively researched to absorb the current ripple due to the inverter fast switching. The maximum allowable temperature of polypropylene, which is a dielectric material of the film capacitor, is 105℃ [6]; thus, the suppression of its temperature rise is important. It is possible to suppress the temperature rise of the capacitors by reducing the harmonic components of DC-link current \( i_{DC,in} \) defined in Fig. 1.

So far, several modulation strategies of PWM inverter have been proposed for the reduction of the current stress on the DC-link capacitors [7]–[12]. In several approaches based on space vector PWM (SVPWM), the capacitor current is minimized by selecting the optimized combination of the voltage space vectors [7]–[10]. On the other hand, with approaches based on triangular carrier-based PWM, three-phase modulating signals which are shifted in every half control period also achieve the switching patterns for the capacitor current reduction [11]–[12]. Nevertheless, only the reduction effect of these PWM strategies on the capacitor current have been demonstrated in the past works, whereas the thermal stress for the DC-link capacitors with these strategies have not been evaluated yet.

This paper provides experimental evaluations and the comparison of the thermal stress for the DC-link capacitors with regard to the several PWM strategies by using the thermostatic bath, leading to fair comparisons. In addition, multilateral evaluations demonstrate that there is trade-off between the capacitor current and the output current harmonics, which can be the choice index of the capacitor current reduction PWM strategies.

This paper is organized as follows: first, the reduction methods of the DC-link capacitor current with the multiple PWM strategies are presented. Second, the effects on the DC-link capacitor current, the output phase current, and the inverter efficiency are compared by analysis and experiment. Finally, the capacitor temperature rise test is presented to confirm the effectiveness of these capacitor current reduction PWM strategies.

II. PWM STRATEGIES FOR DC-LINK CAPACITOR CURRENT REDUCTION

A. SVPWM Approaches [7]–[10]

Fig. 2 shows the conventional and the capacitor current reduction SVPWM strategies at the modulation index \( m \) of 0.7, phase angle \( \phi \) of 25 degrees, and the load power factor \( \cos \phi \) of 0.866. Instantaneous value of the inverter input current is the superposition summation of the switched current pulses from each phase leg [13] and calculated as

\[
i_{DC,in} = \sum_{s_x, i_x} (s_x \times i_x).
\]  

(1)

The capacitor current is calculated as difference between \( i_{DC,in} \) and its average value \( i_{DC,in,ave} \) as following equation, and corresponds to the shaded areas in \( i_{DC,in} \) waveform [14].
where \( T_s \) is the control period, \( I_m \) is the maximum value of the load current, and \( \phi \) is the load power factor lagging angle. Under these conditions, the combination of one active vector \((V_a)\), one non-active vector \((V_2)\), and one zero vector \((V_0)\) suppresses the capacitor current to the minimum [9]–[10]. This is because this vector combination results in the omission of \( V_1 \) which causes the largest error between the instantaneous value \((= I_v)\) and average value of DC-link current.

Fig. 3 shows another example of the conventional and the capacitor current reduction SVPWM strategies at \( m = 1.0 \), i.e. higher modulation index. If the tip of the voltage reference vector \( V^* \) does not belong to the triangle formed by the tips of three voltage space vectors \((V_a, V_2, \text{and } V_7)\) shown in Fig. 2(b), the voltage reference vector cannot be generated by synthesizing these voltage space vectors. Under these conditions, the combination of three consecutive active vectors \((V_0, V_1, \text{and } V_2)\) suppresses the capacitor current to the minimum [7]–[10]. In addition, the available areas with the three consecutive voltage space vectors are the same as those with conventional SVPWM. Therefore, the capacitor current reduction SVPWM strategy allows the same output voltage limitations as conventional SVPWM to be obtained. However, those gate pulse layout for the capacitor current reduction shown in Fig. 2(d) and Fig. 3(d) is not realized by using only one triangular-carrier. Therefore, the capacitor current reduction SVPWM leads to the requirement of high cost hardware such as field-programmable gate array (FPGA).


Fig. 4 shows the modulating signals of continuous PWM (CPWM) and output phase current at \( m = 0.7 \) and \( \cos \phi = 0.866 \). The carrier-based PWM approaches generate the gate pulses by comparing the calculated modulating signals and the high-frequency carrier only with the general-purpose micro-
computer, whereas the SVPWM approach requires FPGA. Generally, the modulating signals are set as the three-phase sinusoidal continuous waveforms as

\[
\begin{align*}
V_{u_{CPWM}} &= m \cdot \cos(2\pi f t) \\
V_{v_{CPWM}} &= m \cdot \cos(2\pi f t - \pi/3) \\
V_{w_{CPWM}} &= m \cdot \cos(2\pi f t + \pi/3)
\end{align*}
\]  

(3)

where \(m\) is the modulation index and \(f\) is the fundamental frequency.

The concept of the capacitor current reduction carrier-based PWM is realized under the premise that the modulating signals can be updated twice during one carrier cycle, which is the constraint of the micro-computer. By shifting the modulating signals in every half control period while maintaining its average value during a control period, only the gate pulse timings is adjusted while maintaining these widths. The positively-shifted modulating signal \(V_{up}\) and the negatively-shifted modulating signal \(V_{um}\) are calculated as

\[
\begin{align*}
V_{up} &= (2 - A_u) \cdot V_{u_{CPWM}} + A_u - 1 \quad \text{(if } V_{u_{CPWM}} \geq 0) \\
V_{um} &= A_u \cdot V_{u_{CPWM}} - 1 + 1 \\
V_{vp} &= (2 - A_v) \cdot V_{v_{CPWM}} + A_v - 1 \quad \text{(if } V_{v_{CPWM}} < 0) \\
V_{vm} &= A_v \cdot V_{v_{CPWM}} - 1 + 1
\end{align*}
\]  

(4)

where \(A_u\) is the shifting coefficient between the original and shifted modulated signal. The value of \(A_u\) is defined from 1.0 to 2.0. \(A_u\) of 1.0 means that the modulating signal shift is not performed. \(A_u\) of 2.0 indicates that the modulating signal is shifted maximally in linear-modulation region.

Fig. 5 shows the zoomed-in waveforms of the modulating signals, the three-phase switching functions, and the inverter input current with the conventional and capacitor current reduction continuous PWM (CPWM) strategies. For the capacitor current reduction, firstly, \(u\)-phase modulating signal should become larger than the other two phase modulating signals, and the gate pulse \(s_u\) should cover \(s_v\) and \(s_w\) in the time domain to avoid the \(i_{DCin}\) polarity flip compared to the \(i_{DCin\_ave}\) polarity. Secondly, the overlap of the other two gate pulses \(s_v\) and \(s_w\) should be shortened to further reduce \(i_{DCin}\) fluctuation around \(i_{DCin\_ave}\). With those modified gate pulse timings, the applying durations of \(V_1\) and \(V_7\), which cause the large difference between \(i_{DCin} (= i_u \text{ with } V_1, \text{ or } 0 \text{ with } V_7)\) and \(i_{DCin\_ave}\) are shortened and eliminated compared to the conventional CPWM. Furthermore, the applying durations of \(V_2\) and \(V_6\), which result in the small \(i_{DCin}\) harmonics, are extended and generated with those gate pulses. In order to achieve both the criterion for avoiding the \(i_{DCin}\) polarity flip compared to the \(i_{DCin\_ave}\) polarity and the criterion for reducing the \(i_{DCin}\) fluctuation,

1) \(V_{um}\) whose output phase current is positive, is shifted to the positive side simultaneously with the larger phase voltage reference between the other two phases, i.e. \(V_v\).

2) \(V_v\) and \(V_w\) are shifted alternately and maximally to the positive side as long as they do not exceed \(V_{up}\) and \(V_{um}\).

C. Carrier-based Discontinuous PWM Approach [12]

Fig. 6 shows the modulating signals of discontinuous PWM (DPWM) and its injected zero sequence signal at \(m = 0.7\). The discontinuous modulating signals lead to the advantages of the switching loss reduction due to the reduced switching transitions compared to those with CPWM. In addition, DPWM strategy extends the linear modulation range compared to CPWM. The discontinuous modulating signals are obtained by injecting the zero sequence signal \(V_{off}\) into \(V_{x_{CPWM}}\) [15] as
\[ v_{\text{v s. DPWM}} = v_{\text{v s. CPWM}} + v_{\text{offset}} (x = u, v, w), \]
\[ v_{\text{offset}} = \begin{cases} 
1 - |v_{\text{max}}| & \text{if } |v_{\text{max}}| \geq |v_{\text{min}}| \\
1 + |v_{\text{min}}| & \text{if } |v_{\text{min}}| < |v_{\text{max}}| 
\end{cases} \]  
(5)
\[ v_{\text{max}} = \max \left[ v_{\text{s, CPWM}}, v_{\text{v s, CPWM}}^{\ast}, v_{\text{w s, CPWM}}^{\ast} \right] \]
\[ v_{\text{min}} = \min \left[ v_{\text{s, CPWM}}, v_{\text{v s, CPWM}}^{\ast}, v_{\text{w s, CPWM}}^{\ast} \right] \]

Fig. 7 shows the zoomed-in waveforms of the modulating signals, the three-phase switching functions, and the inverter input current with the conventional and capacitor current reduction DPWM strategies. In a similar way to the CPWM approach, shifted discontinuous modulating signals, calculated as following, are used to reduce the capacitor current in the DPWM approach.

\[ \begin{align*}
    v_{\text{v}p} &= 1 \\
    v_{\text{m}} &= 2 \cdot v_{\text{v s. DPWM}} - 1 \quad (& \text{if } v_{\text{v s. DPWM}} \geq 0) \\
    v_{\text{v}p} &= 2 \cdot v_{\text{v s. DPWM}} - 1 \quad (& \text{if } v_{\text{v s. DPWM}} < 0). 
\end{align*} \]  
(6)

For the capacitor current reduction, overlap period between two unclamped phases' switching functions, \( s_v \) and \( s_{v*} \) in Fig. 7, should be shortened. Therefore, there are two phase modulating signals \( v_{\text{v s, DPWM}}^{\ast} \) and \( v_{\text{w s, DPWM}}^{\ast} \) are shifted alternately to the positive side. As a result, the applying durations of \( V_1 \) and \( V_7 \), which cause the large difference between \( i_{\text{DC, in}} \) and \( i_{\text{DC, in, ave}} \), are shortened and eliminated. Instead of the omission of these worse switching periods for the capacitor current, the applying durations of \( V_2 \) and \( V_6 \), which result in the small \( i_{\text{DC, in}} \) harmonics, are extended and generated just like CPWM approach shown in Fig. 5.

These carrier-based CPWM and DPWM approaches require only general-purpose micro-computer and FPGA is not necessary. However, the reduction effects on the capacitor current are inferior to the SVPWM approaches because the degree of freedom for the gate pulse timing is limited in the carrier-based PWM approaches. Therefore, the optimized gate pulse layout for the capacitor current reduction cannot be achieved in the carrier-based PWM approaches.

### III. Analytical results

#### A. DC-link Capacitor RMS Current

As explained in above section, the DC-link capacitor RMS current is dependent on \( m, \varphi \), and the switching patterns. The DC side of the three-phase VSI operates at six fold fundamental frequency; hence, the normalized DC-link capacitor RMS current is calculated based on (2) by considering only a sixth of the fundamental period as

\[ I_{\text{C, RMS (p.u.)}} = \frac{1}{I_0} \sqrt{\frac{3}{\pi} \sum \left[ \frac{I_0}{T_s} \left( i_{\text{DC, in, k}} - i_{\text{DC, in, ave}} \right)^2 \right]} d\theta \]  
(7)

where \( I_0 \) is the on-duty of VSI voltage space vector \( V_k (k = 0 \rightarrow 7) \) within \( T_s \), and \( i_{\text{DC, in, k}} \) is the instantaneous DC-link current value with the voltage space vector \( V_k \).

Fig. 8 shows the comparisons of the DC-link capacitor RMS current under the high load power factor conditions. Both figures confirm that there are no \( I_{\text{C, RMS (p.u.)}} \) differences between the conventional SVPWM, CPWM, and DPWM due to those same applying durations of the active vectors and the zero vectors. Fig. 8(a) confirms that the capacitor current reduction SVPWM leads to the best reduction effect in the modulation index region from 0.6 to 0.8 under the unity load power factor condition, which is a typical operating condition of the grid-tied VSI. Within the carrier-based PWM approaches, the capacitor current reduction DPWM leads to the better reduction effect compared to the CPWM approach.
This is because the fact that certain one phase discontinuous modulating signal is always clamped, making it possible to set the switching pattern which leads to the smaller \( i_{c\text{red}} \) ripple longer than CPWM approach. Fig. 8(b) demonstrates the after-mentioned experimental condition of \( \cos \varphi = 0.891 \) with an induction motor load. This trend in the reduction effect between the three capacitor current reduction PWM approaches is clearly shown also in this condition.

**B. Load Current Quality**

In order to evaluate the load current quality, the concept of harmonic flux presented in [16] is assumed. Assuming that the motor switching frequency model is an inductance \( L \), a harmonic flux load current vector \( \mathbf{I}_h \) has a proportional relationship between the harmonic flux vector \( \mathbf{I}_h \) (time integral of the instantaneous error voltage vector) as

\[
\mathbf{I}_h = L \mathbf{I}_0 = \frac{1}{T} \int_{NT}^{(N+1)T} (\mathbf{V}_k - \mathbf{V}^*) dt.
\]

Fig. 9 shows the harmonic flux vector trajectories at \( m = 0.7, \theta = 25 \) degrees. The distance between the trajectories and the origin (0), which is the initial value of \( \mathbf{I}_h \) at the beginning of the carrier cycle, corresponds to the magnitude of the harmonic flux [16]. The calculation of (8) and Fig. 9 evaluate the ripple current on a per-carrier cycle basis. Since the harmonic flux vector characteristic has six-fold space symmetry, the per-fundamental cycle (per 60 degrees in space) harmonic flux RMS value, which characterizes the load current quality and the harmonic losses in the test motor, is calculated as follows.

\[
\lambda_{h} = L \mathbf{I}_0 = \frac{1}{T} \int_{NT}^{(N+1)T} \| \mathbf{I}_k - \mathbf{I}^* \|^2 dt. \tag{8}
\]

\[
\lambda_{RMS} = \sqrt{3 \int_{0}^{\pi/6} \left( \frac{1}{NT} \int_{NT}^{(N+1)T} \| \mathbf{I}_k - \mathbf{I}^* \|^2 dt \right) d\theta}. \tag{9}
\]

Fig. 10 shows the comparison of the harmonic flux RMS values Figs. 9–10 confirm that the capacitor current reduction PWM strategies worsen the harmonic flux compared to those obtained with each conventional PWM strategies. The reason is because the capacitor current reduction PWM strategies result in the application of the voltage space vector which is not the closes to \( \mathbf{V}^* \), i.e. \( \mathbf{V}_6 \) in Fig. 9. Within the capacitor current reduction PWM strategies, the SVPWM approach leads to the worst harmonic flux RMS value, and the carrier-based CPWM approach leads to the minimal deterioration.
This trend in the worsened harmonic flux RMS value with the capacitor current reduction PWM strategies is in a trade-off relationship with the trend in the improved DC-link capacitor RMS current which is shown in Fig. 8.

IV. EXPERIMENTAL RESULTS

Fig. 11 shows the experimental setup. The DC-link capacitor and the inverter, operated at the switching frequency of 10 kHz, are placed inside thermostatic bath, whereas the temperature test starts from 25°C.

Fig. 12 shows the film capacitor under test as the DC-link capacitor. The thermocouple is built in the central part of the film capacitor. An equivalent series resistance (ESR) is measured using HIOKI 3532-50 LCR tester. At very low frequencies, ESR is high due to prevalent leakage. At low frequencies, ESR is dominated by the dielectric losses which decrease in inverse proportion to the frequency. At medium to high frequencies, the losses in the conductors are dominant and ESR becomes relatively constant. At high frequencies, ESR increases again due to the skin effect [17].

Fig. 13 shows the inverter operating test results with each modulation method. All capacitor current reduction PWM strategies reduce the switching frequency harmonics of the capacitor current compared to conventional strategies. Furthermore, the capacitor loss, which is calculated as follows, is also reduced.

\[ P_{\text{Cap}} = \sum_{n=1}^{N} \left( R_{\text{ESR},n} \cdot i_{\text{Cap},n}^2 \right) \]  

(10)

The maximum \( P_{\text{Cap}} \) reduction of 54.2% is obtained by the SVPWM approach as observed in Figs. 13(a)-(b). The reduction effects on \( P_{\text{Cap}} \) with the capacitor current reduction PWM strategies are correspond with the analytical results of \( I_{\text{C,RMS,wp}} \) shown in Fig. 8(b).

Fig. 14 shows the measured capacitor core temperature. The temperature tests are conducted until the bath internal temperature reached 60°C, the rated temperature of the coated vinyl of wire, under the same experimental conditions as in Fig. 13. The largest reduction of \( P_{\text{Cap}} \) with the SVPWM approach, which can be observed from Figs. 13(a)-(b), enables the greatest suppression of the capacitor core temperature rise. The application of the capacitor current reduction SVPWM reduces the equilibrium capacitor core temperature, which is estimated by the least-square method, by 11°C at most compared to the conventional strategy.

Table 1 lists the inverter efficiency with each PWM strategies under same experimental conditions as in Fig. 13. The CPWM strategies lead to the worst efficiency due to the requirement of more number of switching transitions. In addition, the SVPWM and DPWM strategies result in almost same efficiency because the number of switching transitions is same.

Fig. 15 shows the harmonic spectrum of \( i_u \) under the same experimental conditions as in Fig. 13. All capacitor current reduction PWM strategies worsen the phase current THD compared to the conventional PWM strategies because of the instantaneous error between the voltage reference vector and the output voltage vector. This trend is similar to the analytical results of \( \lambda_{\text{RMS}} \) shown in Fig. 10. In particular, the capacitor current reduction SVPWM leads the largest time integral of the instantaneous voltage error and the worst current THD.

V. CONCLUSION

This paper demonstrated the thermal stress reduction for the DC-link capacitors with multiple PWM strategies. The SVPWM approaches realized the optimal gate pulses for the capacitor current reduction with FPGA, and reduced the capacitor core temperature by 9.0°C at most compared to the conventional strategies. On the other hand, the optimal gate pulses generation led to the large instantaneous inverter voltage error; thus, the capacitor current and the output current harmonics have the trade-off relationship. The carrier-based PWM approaches, which do not require FPGA, realized the intermediate performances on the capacitor current and the output current harmonics between the conventional PWM strategies and the capacitor current reduction SVPWM.
Fig. 13. Experimental results at $m = 0.643$, $\cos \varphi = 0.891$, and $P_{in} = 2.7 \, \text{kW}$.

Fig. 14. Measured capacitor core temperature and its approximated curves. The experimental conditions are at $m = 0.643$, $\cos \varphi = 0.891$, and $P_{in} = 2.7 \, \text{kW}$, under same conditions in Fig. 13.
**Fig. 15.** $i_c$ harmonic spectrum and its THD at $m = 0.643$, $\cos \varphi = 0.891$, under same conditions in Fig. 13.

**TABLE I.** MEASURED INVERTER EFFICIENCIES

<table>
<thead>
<tr>
<th>Method</th>
<th>THD [%]</th>
<th>$i_c$ reduction SVPWM [%]</th>
<th>$i_c$ reduction CPWM [%]</th>
<th>$i_c$ reduction DPWM [%]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conventional SVPWM</td>
<td>3.67</td>
<td>10.29</td>
<td>11.47</td>
<td>12.01</td>
</tr>
<tr>
<td>$i_c$ reduction SVPWM</td>
<td>5.07</td>
<td>10.26</td>
<td>11.37</td>
<td>12.05</td>
</tr>
<tr>
<td>Conventional CPWM</td>
<td>3.87</td>
<td>10.34</td>
<td>11.55</td>
<td>12.19</td>
</tr>
<tr>
<td>$i_c$ reduction CPWM</td>
<td>5.03</td>
<td>10.33</td>
<td>11.54</td>
<td>12.18</td>
</tr>
<tr>
<td>Conventional DPWM</td>
<td>2.89</td>
<td>10.40</td>
<td>11.60</td>
<td>12.20</td>
</tr>
<tr>
<td>$i_c$ reduction DPWM</td>
<td>4.61</td>
<td>10.41</td>
<td>11.61</td>
<td>12.21</td>
</tr>
</tbody>
</table>

**REFERENCES**


