

energy components for the active power decoupling circuit. In the solution method of the elimination of the additional components for the active power decoupling circuit, the isolated converter with the center-tapped transformer has been reported in [18]. This active power decoupling topology is eliminated the additional switching devices and consists only one buffer capacitor and one buffer inductor, but that the required capacity of the energy buffer components increases in the case of the low input DC voltage.

The originality of this active power decoupling topology is not required for any additional components, owing to the employment of the coupled inductor. In addition, the proposed method verifies the active power decoupling capability in the low input DC voltage. This active power decoupling method by using the coupled inductor was also introduced in [21]. However, in this paper, only the basic verification of the scale model is reported, and the detailed designing method of the circuit condition and the coupled inductor to realize the proposed control method and the active power decoupling capability is not clarified. Thus, the circuit presented in [21] is not reproducible and unclear whether it can achieve a high-efficiency.

This paper focuses on clarifying the designing flow and the verifying superiority of the proposed method based on the analysis results of the conventional circuit in [21]. Furthermore, it was confirmed by the experimental analysis that the semiconductor losses are reduced compared to the conventional circuit with the active power decoupling capability.

This paper is organized as follows; first, the proposed converter for the DC to single-phase AC converter and the principle of the active power decoupling method are introduced; second, the operation mode of the proposed converter and the modulation methods with the active power decoupling capability and the designing flow of the coupled inductor are explained; finally, the fundamental operation waveforms of the proposed converter are evaluated in experiments.

2. Circuit Topology

2.1 Conventional Circuit

Figure 1 shows a conventional isolated DC to single-phase AC converter. This converter consists of an interleaved boost converter, an isolated DC to DC converter, and a full bridge inverter. The interleaved boost converter has the capability of the boost-up of the input voltage. This two-phase interleaved topology is employed to reduce the conduction loss and the volume of the boost inductor. In addition, the full bridge inverter at the primary side generates a high-frequency square voltage to reduce the volume of the transformer. However, a bulky electrolytic capacitor C_{dc2} is typically required on the DC-link in order to compensate the double-line frequency power ripple.

Figure 2 shows the isolated DC to single-phase AC converter with the conventional active power decoupling circuit. The conventional active power decoupling circuit in Fig. 2 consists of two additional switching devices and two passive components. The conventional active power decoupling circuit regulates the buffer capacitor voltage, and the power ripple is absorbed by the small capacitor of C_{buf} . However, these additional components increase the circuit volume and decrease the conversion efficiency. In particular, the addition of the magnetic component constricts the high-power density of the converter system.




Fig. 1. Conventional isolated DC to single-phase AC converter with interleaved boost topology. The conventional converter uses a bulky electrolytic capacitor C_{dc} to absorb the power ripple component caused by a single-phase ac load.




Fig. 2. Conventional isolated DC to single-phase AC converter with active power decoupling circuit. The conventional active power decoupling circuit consists of few passive components and switching devices.




Fig. 3. Proposed isolated DC to single-phase AC converter. The primary-side converter together with the coupled inductor and the buffer capacitor are controlled in order to convert the DC input power to the AC output power and absorb the power ripple without additional switching devices and inductors.

2.2 Proposed Circuit

Figure 3 shows the proposed isolated DC to single-phase AC converter with the active power decoupling capability. The proposed converter consists of two full bridge inverters, the buffer capacitor, the diode rectifier and the coupled inductor. The proposed converter integrates with the active power decoupling circuit, interleaved boost converter, and isolated DC/DC converter in order to reduce the number of components. The proposed method is operated two operations as an active power decoupling and a power conversion at the same time by applying the common and differential voltage control with the coupled inductor. The active power decoupling control is employed with a common mode operation, whereas the grid current control is implemented with a differential mode operation.

The secondary converter converts the high-frequency AC to the single-phase line frequency AC without DC-link. The secondary converter performs the rectifier operation and the polarity reversion

of the input voltage to output the grid voltage. Therefore, the switching loss of the secondary full-bridge inverter is smaller by applying the polarity reversion at 50 Hz. The snubber circuit, which connected between the diode rectifier and the full-bridge inverter, has a role of an absorbing surge generated by the connection between the load inductor, the leakage inductor and the boost inductor. Note that the resistor in the RCD snubber circuit is to discharge the stored energy in the snubber capacitor. The proposed converter realizes the DC to single-phase AC power conversion and the active power decoupling capability with lower the number of the components in comparison with the configuration of Fig. 2.

3. Control Strategy

3.1 Parameter design of Active Power Decoupling

Figure 4 shows the principle of the active power decoupling method. It is assumed that firstly, the instantaneous single-phase AC power p_{out} is expressed as

$$\begin{aligned} P_{out} &= \sqrt{2}V_{load} \sin(\omega_o t) \cdot \sqrt{2}I_{load} \sin(\omega_o t) \\ &= V_{load} I_{load} \{1 - \cos(2\omega_o t)\} \dots\dots\dots (1), \\ &= P_{ave} - P_{ave} \cos(2\omega_o t) \end{aligned}$$

where V_{load} and I_{load} is the root-mean-square (rms) value of the output voltage and current, ω_o is the grid side angular frequency and P_{ave} is the average output power. Note that a grid current i_{grid} and voltage v_{grid} are a sinusoidal waveform with a unity power factor. In order to obtain a constant value of the input current at the DC side, the ripple component should be eliminated. Thus, the buffer power p_{buf} , which absorbs the power ripple component generated by a single-phase AC load is assumed by the following:

$$p_{buf} = P_{ave} \cos(2\omega_o t) \dots\dots\dots (2).$$

The polarity of the buffer power is defined to be positive when the buffer capacitor is charged.

$$\begin{aligned} P_c &= \frac{1}{2} \omega_o C_{buf} v_{Cbuf}^2 \\ &= \frac{1}{2} \omega_o C_{buf} \left\{ \left(v_{ave} + \frac{\Delta v_c}{2} \right)^2 - \left(v_{ave} - \frac{\Delta v_c}{2} \right)^2 \right\} \dots\dots\dots (3), \end{aligned}$$

where v_{ave} is the average voltage of the buffer capacitor and Δv_c is the peak-to-peak of the buffer capacitor voltage range. The buffer capacitor voltage v_{Cbuf} which needs to absorb the power ripple is calculated based on the energy of the buffer capacitor. First, the energy of the buffer capacitor W_{Cbuf} is expressed by a voltage-current equation of a capacitor and (2).

$$\begin{aligned} W_{Cbuf} &= \int_{t_0}^t v_{Cbuf} \left(C_{buf} \frac{dv_{Cbuf}}{dt} \right) dt \dots\dots\dots (4) \\ &= \int_{t_0}^t P_{ave} \cos(2\omega_o \tau) dt \end{aligned}$$

By using (4), the buffer capacitor voltage to compensate the power ripple is presented by the following:

$$v_{Cbuf} = \sqrt{V_{co}^2 + \frac{P_{ave}}{\omega_o C_{buf}} \sin(2\omega_o t)} \dots\dots\dots (5),$$

where V_{co} is the buffer capacitor voltage at a start time t_0 . In the proposed converter, the input current i_{dc} flowing to the coupled inductor from DC supply is controlled as a constant DC value. Thus, the buffer capacitor voltage has the power ripple components. The proposed converter with the active power decoupling capability is




Fig. 4. Relationship among each waveform.

achieved, whose result is that the power ripple component at DC side is absorbed.

The buffer capacitor in the active power decoupling is calculated by

$$C_{buf} = \frac{P_{ave}}{\omega_o v_{ave} \Delta v_c} \dots\dots\dots (6).$$

In the case with the active power decoupling method, the buffer capacitor voltage is controlled to large Δv_c . Then, the required storage energy is achieved with small capacitance. This is the principle to be able to reduce the capacitance in the active power decoupling circuits. It should be noted that the limited bottom value of the buffer capacitance is decided by the voltage capacity of the switching devices in the primary-side. In addition, the average voltage v_{ave} inevitably becomes the twice of the input voltage V_{dc} , which the turn number N_1 is equal to the turn number N_2 of the coupled inductor. The designing method of the turn numbers of the coupled inductor is explained in the fourth section.

3.2 Duty Calculation

Figure 5 shows the operation modes of the primary-side converter. The proposed primary-side converter has four operation modes which generate a phase difference between the switching timing of each arm as an interleaved converter. The boost inductor L_{boost} is a leakage inductor of the transformer, and it is utilized for the boost operation and the current control for the active power decoupling operation. Note that if the inductance value of the leakage inductor is insufficient for the designing value, a small inductor may be added. The boost inductor is decided by the current ripple ratio in the worst case, which is calculated by using the maximum on-duty ratio of the common mode operation.

$$L_{boost} = \frac{d_{com_max} V_{dc}}{2 \Delta i_{dc} f_{sw}} \dots\dots\dots (7),$$

$$\Delta i_{dc} = \frac{i_{ripple_pp} / 2}{i_{dc}} \dots\dots\dots (8)$$

where Δi_{dc} is the allowable current ripple ratio, i_{ripple_pp} is the peak to peak value of the input current and f_{sw} is the switching frequency

of the interleaved converter. Note that the d_{com_max} is the maximum reference of the common mode operation in one period, which is explained in detail in the next section.

In the proposed system, the differential-mode voltage of the coupled inductor is controlled to generate the output current, whereas the common-mode voltage is controlled to perform the active power decoupling capability. In the control of the differential-mode voltage, the three-winding voltage of the coupled inductor is controlled into a three-level voltage by operation modes as shown in Fig. 5 (a) and (b).

On the other hand, the common-mode voltage v_{com} is controlled to absorb the power ripple in the control of the common mode voltage. Especially, the power ripple component occurs in the buffer capacitor voltage, because the input current is regulated into a constant value in the active power decoupling method of the proposed converter. Moreover, the active power decoupling capability consists of a boost topology in the proposed operation. The coupled inductor is boosted the fluctuation of the buffer capacitor voltage in bigger than the input voltage V_{dc} . The capacitance of the buffer capacitor is achieved to reduce enough to increase the fluctuated voltage of the buffer capacitor to absorb the power ripple component. Thus, the proposed converter with the boost topology of the active power decoupling capability is achieved to reduce the capacitance than a buck-type topology of the one [14].

Each duties of the primary converter in one carrier period should satisfy the following requirement:

$$1 = d_{dif_a} + d_{dif_b} + d_{com_c} + d_{com_d} \dots \dots \dots (9)$$

where d_{dif_a} and d_{dif_b} are the duties of the differential mode operation as shown in Fig. 5 (a) and (b), whereas d_{com_c} and d_{com_d} are the duties of the common mode operation as shown in Fig. 5(c) and (d). If the output voltage for the grid side is controlled into a sinusoidal waveform, the voltage pulses between the first and second winding are controlled as PWM pulses. The sum duties d_{dif} of the differential mode operation is given by

$$d_{dif} = d_{dif_a} + d_{dif_b} = \frac{v_{out}^*}{v_{Cbuf}} = \frac{\sqrt{2}V_{load} \sin(\omega_o t)}{v_{Cbuf}} \dots \dots \dots (10)$$

where v_{out}^* is a command of the output voltage as a grid-side.

In contrast, the duty of the common mode operation is expressed by using the calculation result from (10) in order to meet the control condition (9).

$$d_{com} = d_{com_c} = (1 - d_{dif}) \frac{v_{com}^*}{v_{Cbuf}} \dots \dots \dots (11)$$

where v_{com}^* is a voltage command of the common mode operation, which is output command by the input current control as explained in the next section. The maximum on duty ratio of the common mode operation is around the zero-voltage period of the grid voltage as shown in (11). The maximum on duty of the common mode operation d_{com_max} , which has the condition of the worst case of the current ripple ratio is presented by

$$d_{com_max} = \frac{v_{com}^*}{V_{C0}} = \frac{v_{com}^*}{2V_{dc}} \dots \dots \dots (12).$$

In the case of the zero-voltage period of the grid voltage, the buffer capacitor voltage becomes the average voltage as a twice of DC input voltage by using same turn numbers between the first and




Fig. 5. Operation modes of primary-side converter with coupled inductor.




Fig. 6. Relationship between gate signal and each command in primary converter.

second winding of the coupled inductor. Thus, the on duties of the common mode operations as shown in Fig. 5(c) and (d) are equalized to keep the average voltage of the buffer capacitor, so maximum on duty of the common mode operation in one switching period is divided equally to 0.5.

Figure 6 shows the relationship among each command, the triangle carrier and the gate signals of the primary converter. In the differential mode operation, the differential voltage pulses between the first and second winding are controlled as PWM pulses. Then, the period of each duty as shown in Fig. 5 (a) and (b) in one carrier period is needed to be equal in order to suppress a DC biased magnetization of the transformer, especially. The comparing signals A and B are generated by comprised duties which the sum of d_{com} and d_{dif} , only d_{com} and a triangle carrier as shown in Fig. 6. Therefore, the desired operation in each duty of the primary converter is actualized as described previously.

Figure 7 shows the control block diagram of the proposed converter with the active power decoupling capability. The current controls and the voltage control are employed with PI controllers. The input current is controlled to a constant DC value to absorb the double-frequency power ripple component. This input current control is applying as a minor loop of the buffer capacitor voltage control. This buffer capacitor control controls only the average of




Fig. 7. Proposed control block diagram. The DC current is controlled to absorb power ripple. The buffer capacitor voltage control is employed in order to avoid the divergence of the average voltage due to discretization.

the buffer capacitor voltage v_{Cbuf_ave} in order to avoid the divergence. The average value of the buffer capacitor voltage v_{Cbuf_ave} is twice of the input voltage V_{dc} . In the proposed converter, the output current is controlled by the full bridge inverter at the primary side. Then, the secondary converter has the role as the rectifier and the polarity conversion.

4. Designing Method of Coupled Inductor

The coupled inductor of the proposed converter used for a galvanic isolation at the power conversion and the current control for the active power decoupling operation and the power conversion to single-phase AC side. The designing method and each turn number of the coupled inductor in the proposed converter is explained in this section.

Figure 8 shows the flowchart of the designing method for the coupled inductor in the proposed converter. The designing condition as input elements for the starting flowchart is that f_{sw} is the switching frequency of the interleaved converter, K_u is a window utilization factor and J is a current density of a winding. The voltage and current values of other input elements are setup to refer an application of the converter system. It is noted that the coupled inductor of the proposed converter definitely is made by using only one core in order to cancel each magnetic effect.

First, these parameters of the core are decided by used to refer the switching frequency, which is selected by the semiconductor devices and the rated power of the converter system. In the proposed converter, the switching frequency of the interleaved converter is decided on 50 kHz by applying the SiC semiconductor devices in this paper. The parameters as output elements of the selecting core are that A_e is a cross-sectional area, W is a winding area and B_s is a saturated magnetic flux of the core. These parameters have an influence on the selected core size.

Second, the coupled inductor with the third winding is designed by focus on the maximum magnetic flux density. In general, the magnetic flux density B_{ac} is expressed by using the area product method in [20],

$$B_{ac} = \frac{I_p V_p + I_3 V_3}{W A_e f_{sw} J K_u K_f} \dots \dots \dots (13)$$

where I_p is an input current as a sum of the first and second winding current, V_p is an input voltage as a sum of the first and second winding voltage, I_3 is a third winding current and V_3 is a third winding voltage. In addition, K_f is a waveform coefficient, which is decided by the kind of input waveform with square or sine wave for




Fig. 8. Flowchart of designing method for coupled inductor.

a coupled inductor [20]. From (13), the maximum magnetic flux density is calculated by using a constant input voltage and a constant on-time in the switching period in general.

In the proposed operation, the input and the third winding voltage as a differential voltage v_{dif} are not a constant value but expressed by the PWM pulses with the twice of the grid frequency. Thus, the maximum magnetic flux density in the proposed operation depends on the twice of the grid frequency. The coupled inductor of the proposed converter requires the deriving condition; (1) differential voltage at the maximum point of the magnetic density, (2) maximum on-time of the differential mode operation.

Figure 9 shows each voltage command and the integrated waveform of the differential voltage in the proposed operation. The duties of the two operation modes as shown in Fig.9 (a) are distorted because they are calculated by using the square root of the twice of the grid frequency and the grid frequency in order to control with a normalization. On the other hand, Fig.9 (b) shows the voltage waveforms of the common and the differential mode operation, and Fig.9 (c) shows the expansion in Fig.9 (b). The differential-mode voltage is a three-level voltage waveform, which is combined of v_{Cbuf} , $-v_{Cbuf}$, and a zero-voltage period. The period of the zero-




Fig. 9. Relationship of differential voltage as input voltage for coupled inductor and integrated value of differential voltage. The integrated value of the differential mode voltage is fluctuated with the grid frequency because the gate signals of the differential mode is generated by PWM pulses as a grid sine waveform.

voltage level in the differential-mode voltage is utilized with the top and the bottom level of the common-mode voltage. From Fig.9 (b), the integrated value of the differential-mode voltage as a magnetic flux has an envelope curve caused by PWM operation and the twice of the grid frequency. Therefore, the magnetic flux density, which is proportional to the magnetic flux has the same envelope curve and the maximum value at the same phase as the maximum point of the duty d_{dif} in the proposed operation.

In order to derive the maximum magnetic flux density B_{max} in the proposed operation, it is needed to define the on-time of the differential mode operation, which is calculated by using the switching frequency and the duty of the differential mode operation d_{dif} . This on-time of the differential mode operation is used to replace from the waveform coefficient in (13) to the calculation condition of the proposed operation. The on-time of the differential mode operation t_{dif} is expressed by

$$t_{dif} = \frac{d_{dif}}{f_{sw}} = \frac{\sqrt{2}V_{load} \sin(\omega_o t)}{\sqrt{V_{C0}^2 + \frac{P_{ave}}{\omega_o C_{buf}} \sin(2\omega_o t)} \times f_{sw}} \quad (14).$$

The angular frequency ω_o' at the maximum on-time of the differential operation mode is given by

$$\arg \max t_{dif}(\omega_o t) \approx \frac{16}{25} \pi t = \omega_o' t \quad (15).$$

As described above, in the proposed operation, PWM operation for the grid current control is performed by using the normalization with the twice of the grid frequency. The maximum magnetic flux density deviates from the angular frequency at the maximum point of the on-time. The maximum on-time $t_{dif}(\omega_o')$ of the differential mode operation is represented by using (14)-(15) and (5),

$$t_{dif}(\omega_o') \approx \frac{0.91\sqrt{2}V_{load}}{\sqrt{V_{C0}^2 - 0.77 \frac{P_{ave}}{\omega_o C_{buf}} \times f_{sw}}} \quad (16).$$

The maximum magnetic flux density in the proposed operation is represented as following;

$$B_{max} = \frac{2i_{load}(\omega_o')v_{Cbuf}(\omega_o')t_{dif}(\omega_o')}{WA_e J K_u} \quad (17).$$

$$\approx \frac{3.27I_{load}V_{load}}{WA_e J K_u f_{sw}}$$

Note that maximum magnetic flux density is calculated with the conditions, which are the same turn numbers between the input-side and third-winding side, and excluding the core loss. If the obtained result of the maximum magnetic flux density is smaller than the saturation magnetic flux density of the selected core, the designing condition is satisfied.

Finally, each turn number is calculated by using each voltage condition and the maximum magnetic flux density. The important point of the design for the coupled inductor is the turn ratio of the input-side, which consists the number of turns at the first-winding N_1 and the second-winding N_2 as shown in Fig. 3. The turn ratio N_1 vs N_2 makes sure to set up 1:1, because the effect of the magnetic flux at each winding are canceled each other by the same number of turns. Thus, the designing method is as same as a general transformer designing method regardless of the ripple component as a 50 Hz. The turn number is presented by

$$N = 0.5N_1 = 0.5N_2 = N_3 \quad (18),$$

$$N = \frac{v_{Cbuf}(\omega_o')t_{dif}(\omega_o')}{2B_{max}A_e} \approx \frac{0.45\sqrt{2}V_{load}}{B_{max}A_e f_{sw}} \quad (19)$$

where N_3 is the third-winding of the coupled inductor. For simplicity and voltage conditions, the turn ratio N_1+N_2 vs N_3 sets up 1:1 in this paper. The turn ratio is freely decided by the relationship with the input and the output voltage.

It is necessary to confirm whether the window utilization factor K_u exceeds 1.0 from the derived turn number and the winding area of the selected core W . If the window utilization factor is less than 1.0, the design of the coupled inductor with the three winding ends.

5. Experimental Results

Table 1 shows the experimental conditions with R-L load, and Figure 10 demonstrates the experimental waveforms of the proposed converter. It is noted that the unit capacitance constant in Table 1 is defined as the electrostatic energy of the capacitor divided

Table 1 Experimental condition

Input voltage	200 V _{dc}	Load voltage	200 V _{rms}
Rated power	2 kW	Load frequency	50 Hz
Boost Inductor (L_{boost})	1.1 mH	Filter Inductor (L_{out})	2.0 mH(3.1%)
Buffer Capacitor (C_{buf})	200 μ F(8 ms)	Tum ratio of coupled inductor $N_1:N_2:N_3$	1 : 1 : 2
Load current	10 A _{rms}	Switching frequency of secondary-inverter	50 Hz
Carrier frequency of full bridge inverter	50 kHz		





Fig. 10. Extension of each voltage waveforms. The maximum voltages of the two operation modes are decided by the buffer capacitor voltage with the twice grid frequency.


by the rated power of the converter, and its unit is “second” [22]. From the experimental waveforms with the coupled inductor, the fundamental operation of the proposed method was confirmed that the differential-mode voltage v_{dif} is a three-level voltage waveform based on a zero voltage. On the other hand, the common-mode voltage v_{com} is a three-level voltage based on a half of the buffer capacitor voltage. Therefore, the proposed converter greatly reduces the number of the switching devices and additional components for the active power decoupling circuit, owing to the employment of the coupled inductor.

Figure 11 shows the experimental results with and without the proposed active power decoupling method. In the experimental result without the active power decoupling operation as shown in Fig. 11 (a), the capacitance of the buffer capacitor C_{buf} is not enough to absorb the double-line frequency component on the dc side compared by using the electrolytic capacitors. As a result, the remaining double-line frequency component occurs to the dc input current. On the other hand, from Fig. 11 (b), the buffer capacitor voltage is operated to absorb the power ripple component. Therefore, the double-line frequency component on the dc input current was reduced to 14.6% at 1 kW. It is noted that the remaining double-line frequency component on the dc input current around the area of the maximum or minimum output voltage is caused that the duty of the common mode operation is limited in Fig. 11 (b).

Figure 12 shows the fundamental waveforms with the active power decoupling method in the lowest input voltage condition at 160 V_{dc}, which is worst case of the fluctuating input voltage. This experiment with the low input voltage is operational checks because it is necessary to take into account the DC input voltage may vary depending on the connected application. Note that the average voltage of the buffer capacitor is twice the input voltage, and the other condition in the low input voltage condition at 160 V_{dc} is the same to the setup as shown in Table 1. From the experimental results under the steady state, the good active power decoupling capability is confirmed by the proposed method.



(a) Without active power decoupling method



(b) With active power decoupling method.

Fig. 11. Experimental waveforms in steady state when output power is about 1 kW. The buffer capacitor voltage is absorbing the double-line frequency power ripple component on the input current.




Fig. 12 Waveforms of proposed isolated converter with active power decoupling method and low input voltage condition at 1 kW. This experimental result is limited to compensated capability at the point between the bottom of the buffer capacitor voltage and the peak voltage of the output side to meet the operation condition in (11).

Figure 13 shows the harmonic analysis result of the input current ripple component in 200 V_{dc} input voltage condition of the proposed converter. The double-line frequency power ripple component as a 100 Hz on the input current is normalized by each DC component of the input current. As the analysis result, the double-line frequency ripple component on the input current is reduced by 84.5% compared without the active power decoupling method.

Figure 14 depicts the characteristic of the ripple component within the output power from 200 W to 2.0 kW. Note that the




Fig. 13 Harmonic analysis result when output power is 1 kW with the condition as shown in Table 1. The 2nd order harmonic of 100 Hz component is reduced by 84.5% by proposed converter and the active power decoupling method.




Fig. 14 Characteristic of ripple component on input current within output power from 200 W to 2 kW. The harmonics results of the proposed converter are confirmed to the good active power decoupling capability, which is below 75.0% compared by without active power decoupling over entire power range.

characteristic shows the experimental results with the proposed active power decoupling method under the condition in Table 1. This double-line frequency power ripple component (100 Hz) on the input current was experimental results by applying the active power decoupling method. From the analysis result, the double-line frequency power ripple component was reduced by 87.6% compared without the active power decoupling operation in maximum. This is attributed that the power pulsation is compensated by the active power decoupling operation.

Figure 15 depicts the power conversion efficiency of the experiment setup as shown in Table 1. The configuration of this efficiency characteristic is result, which includes the active power decoupling operation. The input voltage is 160 V_{dc} and 200 V_{dc}. The maximum efficiency with an input voltage condition of 200 V_{dc} reaches 94.5% at 1410 W in the proposed converter. Note that the maximum efficiency with the low input voltage condition is 95.0% because this condition has the lower core loss of the coupled inductor and snubber loss than that with the 200-V_{dc} operation. The efficiency improvement is from the reduction in applied voltage to the coupled inductor and the snubber circuit. As an experimental result, it is confirmed that the proposed converter under the low voltage condition has a loss, which is 32.2% lower than that under the 200-V_{dc} condition.

Figure 16 shows the loss analysis of the semiconductor elements at the rated power of each converter. The same semiconductor




Fig. 15 Measured conversion efficiency of proposed converter with active power decoupling operation.




Fig. 16 Converter loss analysis with active power decoupling operation at rated output power of 2 kW. In the proposed converter, the switching loss of the secondary inverter is almost zero, because it is operated at the twice grid frequency.

elements and the switching frequency are used as the analysis conditions, which compare the conventional active power decoupling topology as shown in Fig. 2. From analysis result, the total loss of the proposed converter is 48.1% lower in comparison with that of the conventional converter in Fig. 2. In the proposed converter, the arm current rms value of the primary converter due to the compensated operation of the buffer capacitor is increased or decreased, so the total conduction loss of the proposed interleaved converter increases. However, the total conduction loss of the proposed interleaved converter with the active power decoupling capability is almost the same as the conventional interleaved converter with APD circuit. It is noted that the switching loss of the secondary inverter in the proposed converter is almost zero. The efficiency improvement of the proposed converter will be achieved by reducing the conduction loss of the diode rectifier, which is changing to a synchronous rectifier operation equipped with the switching devices.

6. Conclusion

This paper proposes a novel active power decoupling circuit that is integrated with an interleaved boost converter for isolated DC to single-phase AC conversion applications. The proposed converter is controlled to the power conversion and the active power decoupling operation independently by common-mode operation of the interleaved inverter. Therefore, in the proposed method the additional switching devices and the magnetic components for the

active power decoupling operation do not required to employ the coupled inductor. The performance of the proposed isolated converter is demonstrated by the experimental result in order to confirmed the validify of the proposed method. As the experimental results, the second-order harmonic due to the ripple component of the dc input current is reduced by 84.5% owing to the active power decoupling capability. Moreover, the proposed isolated converter has realized the maximum efficiency of 94.5%.


References

- (1) Xiaohu Liu, Hui Li, "A new three-phase high-power soft-switched DC-DC converter based fuel cell power conditioning system with minimized DC capacitor", Energy Conversion Congress and Exposition (ECCE) 2013 IEEE, pp. 4617-4672, (2013)
- (2) M. Ehsan Raoufat, Alireza Khayatian, Aslan Mojallal, "Performance Recovery of Voltage Source Converters With Application to Grid-Connected Fuel Cell DGs", Smart Grid IEEE Transactions on, Vol. 9, No. 2, pp. 1197-1204 (2018)
- (3) Junhong Zhang, Jih-Sheng Lai, Rae-Young Kim, Wensong Yu, "High-Power Density Design of a Soft-Switching High-Power Bidirectional dc-dc Converter", IEEE Transaction on Power Electronics, Vol. 22., No.4 (2007)
- (4) Olympio Cipriano da Silva Filho; Bruno Ricardo de Almeida; Demercil de Souza Oliveira Júnior; Tobias Rafael Fernandes Neto, "High-Frequency Isolated AC-DC-AC Interleaved Converter for Power Quality Applications", IEEE Transactions on Industry Applications, Vol. 54, No. 5 (2018)
- (5) Shota Kimura, Jun Imaoka, Masayoshi Yamamoto, "Maximum Allowable Power and Downsizing Performance in High Power Density Boost Converter", Journal of the Japan Institute of Power Electronics, Vol. 40, pp. 84-92 (2014)
- (6) Yoshiki Kosode, Hidemine Obara, Atsuo Kawamura, Yu Hosoyamada, Toyooki Suenaga, Itsuo Yuzurihara, "High Performance Transient Response of High/Low Pulse Voltage using Two-Phase Interleaved DC-DC Buck Converter under Half Sampling Time Deadbeat Control", IEEE Journal of Industry Applications, No.9 Vol.4, pp.444-452 (2020)
- (7) A. Ghassemi, P. C. Banerjee, Z. Zhang, A. Hollenkamp, B. Bahrani, "Aging Effects of Twice Line Frequency Ripple on Lithium Iron Phosphate (LiFePO4) Batteries" 2019 21st European Conference on Power Electronics and Applications (EPE '19 ECCE Europe), No. CFP19850-ART 2019
- (8) T. Shimizu, S. Suzuki: "A single-phase grid-connected inverter with power decoupling function", Proc. IPEC 2010, pp. 2918-2923 (2010)
- (9) K. H. Chao, P. T. Cheng: "Power Decoupling Methods for single-phase three-poles AC/DC converters", Proc. ECCE2009, pp. 3742-3747 (2009)
- (10) Yi Tang, Frede Blaabjerg, Poh Chiang Loh, Chi Jin, Peng Wang, "Decoupling of Fluctuating Power in Single-Phase Systems Trough a Symmetrical Half-Bridge Circuit", IEEE Transaction of power electronics, vol. 30, No. 4 (2015)
- (11) Turmandakh Bat-Orgil, Bayasgalan Dugarjav, Toshihisa Shimizu, "Active Power-Decoupling Circuit to Reduce Ripple Currents of Recycling Batteries used with Single-Phase Voltage Source Inverters", IEEE Journal of Industry Applications, DOI: <https://doi.org/10.1541/ieejia.L20001041>, (2020)
- (12) S. Qin, Y. Lei, C. Barth, W. Liu, R. C. N. Pilawa-Podgurski, "A High-Efficiency High Energy Density Buffer Architecture for Power Pulsation Decoupling in Grid-Interfaced Converters", IEEE ECCE 2015, pp.149-157 (2015)
- (13) Chia-Tse Lee, Yen-Ming Chen, Li-Chung Chen, Po-Tai Cheng, "Efficiency Improvement of a DC/AC Converter with the Power Decoupling Capability", IEEE APEC 2012, pp. 1462-1468 (2012)
- (14) Jun-ichi Itoh, Tomokazu Sakuraba, Hoai Nam Le, Keisuke Kusaka, "Requirements for circuit components of single-phase inverter applied with power decoupling capability toward high power density", 2016 18th European Conference on Power Electronics and Applications (EPE'16 ECCE Europe), DOI: 10.1109/EPE.2016.7695444
- (15) Keisuke Kusaka, Nagisa Takaoka, Tomokazu Sakuraba, Hiroki Watanabe, Jun-ichi Itoh, "Single-Phase AC Grid-Tied Inverter with Buck-Type Active Power Decoupling Circuit Operated in Discontinuous Current Mode", IEEE Journal of Industry Applications, Vol. 10, No. 3, pp. 292-302 (2020)
- (16) Ali Tausif, Hoyoung Jung, Sewan Choi, "Single-Stage Isolated Electrolytic Capacitor-Less EV Onboard Charger With Power Decoupling", CPSS Transaction on Power electronics and application, Vol. 4, No. 1, pp. 2019
- (17) W. Yao, Y. Tang, X. Zhang, X. Wang, P. C. Loh, F. Blaabjerg, "Power decoupling method for single phase differential buck converter" 2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE

Asia), pp.2395-2402 2015

- (18) J. Itoh, F. Hayashi, "Ripple Current Reduction of a Fuel Cell for a Single-Phase Isolated Converter Using a DC Active Filter With a Center Tap", IEEE Trans. Power Electron., Vol. 25, No. 3, pp. 550-556 (2010)
- (19) N.Takaoka, H.Takahashi, J.Itoh, "Isolated Single-Phase Matrix Converter Using Center-Tapped Transformer for Power Decoupling Capability", IEEE Transactions on Industry Applications, Vol. 54, No. 2, pp. 1523-1531 (2018)
- (20) Colonel WM. T. Mclyman, "Transformer and Inductor Design Handbook",
- (21) N.Takaoka, K. Kusaka, H. Higa, J. Itoh, "Novel DC to Single-Phase Isolated AC Converter Using Coupled Inductor with Power Decoupling Capability", 2018 20th European Conference on Power Electronics and Applications (EPE'18 ECCE Europe), 2018, pp. P.1-P.10, (2018)
- (22) M. Hagiwara, H. Akagi, "A Control Method for Regulating the DC Link Voltage of a Self-Commutated BTB System", IEEE Transaction of Industry Applications, Vol.123, No.1 (2013)

Nagisa Takaoka



(Student Member) received her B.S. and M.S. degrees in electrical, electronics and information engineering from Nagaoka University of Technology, Niigata, Japan, in 2014 and 2016 respectively. She is currently working toward the Ph.D. degree at the Nagaoka University of Technology, Japan. She is a member of IEEE and IEEJ. Her current research interests include matrix converters, dc to single-phase ac converters.

Hiroki Watanabe



(Member) received his B.S. and M.S. degrees from Nagaoka University of Technology, Niigata, Japan in 2013, 2015, respectively. From 2017 to 2018, he was with Swiss Federal Institute of Technology in Lausanne (EPFL), Switzerland as a trainee. In 2018, he received his Ph.D. degree in energy and environment science from Nagaoka University of Technology. From 2018, he has been with Nagaoka University of Technology as a researcher. His current research interests include a single-phase power conversion systems and bidirectional isolated DC-DC converters.

Jun-ichi Itoh



(Senior member) received his M.S. and Ph.D. degree in electrical and electronic systems engineering from Nagaoka University of Technology, Niigata, Japan in 1996, 2000, respectively. From 1996 to 2004, he was with Fuji Electric Corporate Research and Development Ltd., Tokyo, Japan. He was with Nagaoka University of Technology, Niigata, Japan as an associate professor. Since 2017, he has been a professor. His research interests are matrix converters, dc/dc converters, power factor correction techniques, energy storage system and adjustable speed drive systems. He received IEEJ Academic Promotion Award (IEEJ Technical Development Award) in 2007. In addition, he also received Isao Takahashi Power Electronics Award in IPEC-Sapporo 2010 from IEEJ, 58th OHM Technology Award from The Foundation for Electrical Science and Engineering, November, 2011, Intelligent Cosmos

Award from Intelligent Cosmos Foundation for the Promotion of Science, May, 2012, and Third prize award from Energy Conversion Congress and Exposition-Asia, June, 2013. Prizes for Science and Technology (Development Category) from the Commendation for Science and Technology by the Minister of Education, Culture, Sports, Science and Technology, April 2017. He is a senior member of the Institute of Electrical Engineers of Japan, the Society of Automotive Engineers of Japan and the IEEE.