Novel modulation method for common-mode noise reduction in Solid-State Transformer based on ISOP configuration

Naoto Kikuchi, Hiroki Watanabe, Keisuke Kusaka, Jun-ichi Itoh Nagaoka University of Technology 1603-1, Kamitomioka-machi, Nagaoka, Niigata, JAPAN Tel.: +81 / (258) –47.9533. E-Mail: s195028@stn.nagaokaut.ac.jp URL :http:// itohserver01.nagaokaut.ac.jp/itohlab/index.html

Keywords

«Solid-State Transformer», «Converter control», «Power factor correction», «Resonant converter», «EMC/EMI»

Abstract

This paper proposes a modulation method for the reduction of the common-mode noise in Solid-State Transformer (SST) with the ISOP connection. Modular multilevel configurations based on the ISOP connection increase the common-mode noise path because of increasing the switching components. Moreover, the cancellation of the common-mode noise using active common-mode canceler is not able to be applied because of complex common-mode noise path in SST with the ISOP connection. In the proposed method, one of the cells is driven by PWM in order to compensate for the harmonic component. The other cells are driven by square-wave operation in order to share the load. Therefore, the common-mode voltage is suppressed by the switching state of PFC. The advantage of the proposed method is that the additional EMC filter is not necessary for the reduction of the common-mode noise. The operation waveform with the proposed method is shown in the experimental results. The conducted emission is reduced by 11 dB and 7 dB in 200 kHz-band and 1 MHz-band, respectively.

Introduction

Recently, the DC microgrid has been attracted in terms of widespread use of the renewable energies. Solid-State Transformer (SST) is the one of the key components of the distributed system proposed by the Future Renewable Electric Energy Delivery and Management Systems Center [1-3]. SSTs are a power electronic interface between a medium voltage system and a low voltage system, which provides galvanic isolation with medium-frequency transformer [4]. The role of the power converter is the power flow control and the compensation for the reactive power. The medium frequency transformer enables to increase in the power density of the converter. Focusing on improvement of efficiency and power density, various circuit topologies of SST have been proposed in this decade [1-10]. Modular multilevel configurations in based on input series and output parallel (ISOP) have been widely used. The advantage of the ISOP connection is that low on-resister and low-switching loss devices are available because the applied voltage on each cell is divided by the number of cells. For these topologies, SiC-MOSFETs have been widely used because of their fast switching and low on-resistance. However, these wide-bandgap devices increase the common-mode noise due to the rapid switching behavior [11]. The emission limit for information technology equipment is defined in the International Special Committee on Radio Interference (CISPR) 11. Therefore, the EMC filter is designed for compliance with CISPR 11/EN55011 standard [12]. The active common-mode canceler (ACC) based on the voltage cancellation method or the current cancellation has been proposed in [13-20]. These filters have the advantage of suppressing sufficiently the common-mode noise with a push-pull emitter follower amplifier. However, the additional ACC is limited by the rated voltage of the amplifier. Therefore, It is not able to apply the additional ACC to the medium-voltage system such as SST.

In this paper, a novel modulation method is proposed in order to reduce the common-mode noise in SST with the ISOP connection. The advantage of the proposed method is that the additional EMC filter is not necessary for the reduction of the common-mode noise. The originality of this paper is that the modulation method uses the deference driving frequency in order to suppress the common-mode voltage. Owing to the propose modulation, the leakage current is suppressed in comparison with the conventional modulation. Moreover, the new contribution of this paper is that the reduction of the common-mode noise by replacing high-frequency SiC devices to low frequency Si devices.

This paper is organized as follows: firstly, the system configuration of SST with the conventional method and the proposed method is described. Secondly, the principle of the proposed method for the reduction of the common mode noise is explained with the common-mode equivalent circuit of SST. Finally, the conducted emission is compared between the conventional method and the proposed method in the experiment.

System Configuration

Circuit configuration

Fig. 1 shows the circuit configuration of the single-phase SST when the number of cell is three. Note that the number of cell is decided by the grid voltage and voltage rating of the power devices. Each cell has a PFC stage and an isolated resonant DC/DC converter. The input of the PFC stage in the cells is connected in series. The outputs of the isolated resonant DC/DC converters, which ensure the galvanic isolation, are connected in parallel. The input diode rectifier is common for all cells in order to reduce the number of components. The high-frequency operation contributes to minimizing the isolation transformer. The transformer of the isolated resonant DC/DC converter is smaller than the commercial frequency transformer because the switching frequency is higher than the grid frequency. Besides, the resonant capacitor C_r is connected to the primary side of the isolated transformer in series. The DC/DC converter is controlled with open-loop control due to the constant voltage transfer ratio. The switching frequency is a little higher than the resonant frequency for zero-voltage switching (ZVS) operation.



Fig. 1. Circuit configuration of the single-phase SST. The proposed modulation method is applied into the PFC stage.

Conventional method

Fig. 2 shows the block diagram of the conventional control method of the PFC stages. The conventional method controls the inductor current with PWM in all cells. The overall PFC circuits controls phase and amplitude of the input current to correct the input power factor. Then, reference of the input current is given by

$$i_L^* = I_{amp} \left| \sin(\omega t) \right| \tag{1}$$

where I_{amp} is amplitude of the input current command. The phase of the input current is generated by PLL from the phase of the grid voltage. Note that the ripple current is reduced by operating phase shifted carrier in the PFC converter. Thus, the input voltage is equally divided because the switching timing is equally shifted.

Fig. 3 shows the switching pulse generation of the secondary side rectifier. The full-bridge converter on the secondary side operates as a synchronous rectifier. The switching pulse is the same as the pulse of the primary side. In the primary side, the resonant current i_{re} is positive when S_{dcdc11} , S_{dcdc21} , S_{dcdc32} are turn-on. Note that the phase of the primly side resonant current is a little different in order to design resonant DC/DC converter. Similarly, S_{dcdc12} , S_{dcdc21} , S_{dcdc31} are turn-on when the resonant current is negative.

Proposed modulation method

Fig. 4 shows the relationship between the input voltage and the output voltage of the cell. The switching state of the cell3 is followed by the boost mode. The cell3 is driven by the PWM operation in order to compensate for the harmonic component of the other cells. The cell1 and cell2 are driven by square-wave operation. The output voltage of the cell operated with square-wave is determined by the comparison with the voltage command of the PFC stage and the DC-link voltage of each cell. The switching device on the upper arm of the cell1 turns on when the output voltage command v_{conv} is higher than DC-link voltage of the cell1. Similarly, the switching device on the upper arm of the cell2 turns on



Fig. 2. Control block diagram of the PFC with the conventional method. The conventional modulation of the PFC is driven by PWM.



Fig. 3. Pulse generation for secondly side rectifier in DC/DC converter.

when the output voltage command is higher than the sum of the DC link voltages of the cell1 and the cell2. Thus, the output voltage of the cell1 and the cell2 is double of the grid frequency.

Fig. 5 shows the block diagram for the control of the input current with the proposed method. The output voltage of the square-wave cells behave to the current controller as the disturbance because the output value of the PI controller is the total output voltage of all the cell converters. Thus, the input voltage of the cell3 v_{in3} is given by

$$v_{in3} = |v_{in}| - v_{dc1} s_{sqr11} - v_{dc2} s_{sqr21} \tag{2}$$

where v_{dc1} and v_{dc2} are the DC-link voltage of cell1 and cell2, respectively. Moreover, s_{sqrn1} is the switching function of the square-wave cell in the PFC stage. When the upper switch s_{n1} is on-state, s_{sqrn1} equals 1. When the upper switch s_{n1} is off-state, s_{sqrn1} equals 0. As shown in (2), the current controller compensates the output voltage of the square-wave cells with the feed-forward control. Then, the output voltage compensated is the output voltage of the cell3, the gate signal of the PFC circuit is determined with standardizing and comparing triangle carrier. Note that the output power of each square-wave cell is balanced by the sorting the switching state in SST [21].



Fig. 4. Operation principle of the proposed method.

The relationship between the input voltage and the output voltage of cell #1 and #2, #3. (m = 3).



Fig. 5. Control block diagram with the proposed method (m = 3).

Common-mode equivalent Circuit

Equivalent circuit model of PFC

Fig. 6 shows the PFC circuit based on the input series connection with the parasitic components. This model consists two cell converters for the simplification of the following analysis. Note that this model does not consider the different values for the parasitic capacitance, the parasitic inductance and the parasitic resistance. The circuit model considers the parasitic capacitance between the switching component and the heatsink in order to simulate the leakage current generated by the switching operation of the PFC stage. Moreover, the circuit model is symmetric in order to design the equivalent model of the PFC stage.

Fig. 7 shows the equivalent circuit model of PFC. $C_{pfc gnd}$ is the parasitic capacitance. $L_{pfc gnd}$ is the parasitic inductance. $R_{pfc gnd}$ is the parasitic resistance. L_b is boost inductance. The commonmode voltage-source v_{com_pfc1} , v_{com_pfc2} are given by

$$v_{com \ pfc1} = sw_{pfc11}V_{dc1} / 2 + sw_{pfc21}V_{dc2} / 2$$
(3)

$$v_{com_pfc2} = -sw_{pfc11}V_{dc1} / 2 + sw_{pfc21}V_{dc2} / 2$$
(4)

where V_{dc1} and V_{dc2} are DC-link voltage of each cell, sw_{pfcn1} is the switching state of the upper arm device, *sw*_{pfcn2} is the switching state of the lower arm device. Hence, the common-mode voltage is changed by the switching state of each cell. As the shown in Fig. 7, the leakage current of the PFC is given by

$$c_{com_{pfc}} = (2v_{com_{pfc1}} + v_{com_{pfc2}}) / (2Z_1 + Z_2)$$
 (5)

where Z_1 is the impedance of the boost inductor L_b . Z_2 is the combined impedance of the parasitic \leq capacitor $C_{pfc_{gnd}}$, the parasitic inductor $L_{pfc_{gnd}}$ and $\underline{\underline{\theta}}_{60}$ the parasitic resistance R_{pfc_gnd}. Here, the commonthe parasitic resistance $R_{pfc_{gnd}}$. Here, the common-mode voltage $v_{com_{gnd}}$ is twice impact of the common-mode voltage v_{com_pfc2} as shown in (5). $\frac{\omega}{20}_{20}$ This means that suppressing the common-mode voltage v_{com_pfc1} is effective in order to attenuate the leakage current in PFC. In the conventional method, the switching operation of the cell1 is caused by PWM. On the other hand, in the proposed method, Fig. 8. Comparison of the leakage current between the switching operation of the cell1 is double of the grid frequency in order to be driven by squarewave. Thus, the common-mode voltage $v_{com pfc1}$ is suppressed by the proposed method.



Fig. 6. Circuit configuration of the PFC stage with the parasitic components.



Fig. 7. Common-mode equivalent model of the PFC stage.



the circuit model and the equivalent model in the PFC stage.

Fig. 8 shows the comparison of the leakage current with the circuit model and the equivalent model in the PFC stage with the switching frequency of 30 kHz. The envelope of the leakage current in the circuit model almost agrees with the equivalent model. Each model has the spectrum of maximum value 85 dBµA at the 990 kHz. This means that the frequency is the resonant frequency between the parasitic capacitor and the boost inductor.

Equivalent circuit model of resonant **DC/DC converter**

Fig. 9 shows the circuit model of the resonant DC/DC converter with the parasitic components. This model consists one cell converter because the gate signal of each cell is same with the open-loop control. The circuit model considers the parasitic components between the switching component and the heatsink in order to simulate the leakage current generated by the switching operation of the DC/DC converter. Moreover, the circuit model is symmetric in order to design the equivalent model Fig. 9. Circuit configuration of resonant DC/DC of DC/DC converter.

Fig. 10 shows the common-mode equivalent model of DC/DC converter. Here, C_{dcdc gnd} is the parasitic capacitance. $L_{dcdc gnd}$ is the parasitic inductance. $R_{dcdc gnd}$ is the parasitic resistance. Note that the magnetizing inductance L_m does not consider because the indicator is shorted in the equivalent model. The common-mode voltagesource $v_{com \ dcdc}$, is given by

$$v_{com \ dcdc} = s w_{dc1} V_{dc1} / 2 - s w_{dc2} V_{dc1} / 2$$
(6)

where V_{dc1} and V_{dc2} are the DC-link voltage of each cell, sw_{dc1} is the switching state of the upper arm device and sw_{dc2} is the switching state of the lower arm device. Hence, the common-mode voltage is changed by the switching state of each cell.

ged by the switching state of each cell. current with the circuit model and the equivalent model in the resonant DC/DC converter with the switching frequency of 50 kHz. The envelope of the leakage current in the circuit model almost agrees with the equivalent model. Each model has the current with the circuit model and the equivalent with the equivalent model. Each model has the spectrum of the maximum value 101 dBµA at the 2.3 MHz. This means that the frequency is the resonant frequency between the parasitic capacitor and the parasitic inductance.

Equivalent circuit model of SST

Fig. 12 shows the SST circuit model based on the ISOP connection with the parasitic components. This model uses three cell converters for the comparison with experimental model. Note that this model does not consider the different values for the parasitic capacitance, the parasitic inductance and the parasitic resistance.

Fig. 13 shows the common-mode equivalent model of SST. This model considers the parasitic component between the switching devices and the heatsink in PFC and the DC/DC converter. Note that the parasitic component of the secondly side rectifier does not consider because the conventional method and the proposed method are driven by the same operation with open-loop control.



converter with the parasitic components.



Fig. 10. Common-mode equivalent model of resonant DC/DC converter.



Fig. 11. Comparison of the leakage current with the circuit model and the equivalent model in resonant DC/DC converter.



Fig. 12. Circuit configuration of SST with the parasitic components.



Fig. 13. Common-mode equivalent model of SST.

Fig. 14 shows the comparison of the leakage current between the circuit model and the equivalent model in SST with the switching frequency of 30 kHz in the PFC part using the conventional method. The switching frequency of # 80 DC/DC converter is 50 kHz with open-loop control. model almost agrees with the equivalent model. \tilde{S}_{2040} Each model has the spectrum of the maximum value 103 dBµA at the 2.3 MHz.

Fig. 15 shows the comparison of the leakage current between the simulation model and the experimental model. The leakage current has 74.4 dBµA in 120 kHz-band and 87.6 dBµA in 180 kHz-the circuit model and the equivalent model in SST. band. Thus, the switching frequency components of

PFC is large impact in SST. Moreover, the simulation model is the appropriate model because of almost the agreement with the experimental result. Experimental results Experimental result with the conventional method

Table I shows the experimental parameters. The input voltage is 200 V, the rated power is 1.0 kW, and the number of cells is three. Moreover, the prototype is operated with the conventional control block diagram, as shown in Fig. 3, and the proposed control, as shown in Fig. 5.

Fig. 16 shows the operation waveforms of the conventional method. Fig. 16(a) shows that the input current THD is 3.18%, and the input power factor is 0.99. Fig. 16(b) shows that each cell is driven by PWM against grid voltage.

Experimental result with the proposed modulation

Fig. 17 shows the operation waveforms of the proposed method. In the proposed method, the switching frequency of the PFC circuits is 30 kHz. Fig. 17(a) shows that the input current THD is 2.91%, and the input power factor is 0.99. In



Fig. 14. Comparison of the leakage current with



Fig. 15. Comparison of the leakage current with simulation and experiment in SST.

Table I Experimental parameters

i dolo i. Experimental parameters.		
Input voltage	Vin	$200 V_{rms}$
Rated output power	Pout	1.0 kW
Rated output voltage	Vout	50 V
Switching Device		SCT2080KE
Grid Freqency	$f_{\rm s}$	50 Hz
Primary side capacitor	C_1	1500 μF
Resonant capacitor	$C_{\rm r}$	204 nF
Leakage inductor	L _r	50 µH
Secondary side capacitor	C_2	3600 µF
Trans turns ration	$N_1:N_2$	1:1
Number of cells	т	3
Switching frequency of PFC	fsw pfc	30 kHz
Switching frequency of LLC	fsw Ic	50 kHz



40 Conventional Proposed 0.1 1 10 30 Freqency[MHz] Fig. 18. Frequency spectrum of the Conducted emission with the conventional or the proposed method.

addition, Fig. 17(b) shows the output voltage of the square-wave cells in double of the grid frequency. The PWM cell compensates the harmonic components of the square-wave cell.

Comparison of the conducted emission with the conventional and the proposed method.

Fig. 18 shows the analysis of the conducted emission with the conventional and the proposed method. The proposed method reduces the carrier frequency component produced by PWM. Moreover, the attenuation of almost 11dB and 7dB in 200 kHz-band and 1.2 MHz-band are achieved, respectively.

Fig. 19 shows the comparison of the frequency spectrum with applying PWM to PFC of each cell using the proposed method. Focusing on the frequency spectrum of Cell1 and Cell3, the attenuation of almost 13 dB and 7 dB in 200 kHz-band and 2 MHz-band are achieved, respectively. Thus, the proposed method is effective in order to reduce the conducted emission by applying PWM to the lower cell.



Fig. 19. The comparison of the frequency spectrum with applying PWM to each cell with the proposed method.

Conclusion

This paper had proposed a novel modulation method in order to reduce the common-mode noise in SST based on the ISOP connection. In the proposed method, one of the cells is driven by PWM in order to compensate for the harmonic component. This paper showed the reduction of the common-mode voltage with the proposed method at the switching frequency. The principle of the proposed method was shown by the equivalent circuit of SST. As the experimental result, the conducted emission was reduced by 11 dB at 200 kHz-band, 7 dB at 1 MHz-band with the proposed method. Moreover, the proposed method is effective in order to reduce the conducted emission by applying PWM to the lower cell.

References

[1] J. E. Huber and J. W. Kolar: "Applicability of Solid-State Transformers in Today's and Future Distribution Grids", IEEE Transactions on Smart Grid, Vol. 10, No. 1, pp. 317 -326, (2019).

[2] L. Ferreira Costa, G. De Carne, G. Buticchi and M. Liserre: "The Smart Transformer: A solid -state transformer tailored to provide ancillary services to the distribution grid", IEEE Power Electronics Magazine, Vol. 4, No. 2, pp. 56-67,(2017).

[3] J. E. Huber and J. W. Kolar, "Solid-State Transformers: On the Origins and Evolution of Key Concepts," in IEEE Industrial Electronics Magazine, vol. 10, no. 3, pp. 19-28, Sept. 2016.

[4] J. E. Huber and J. W. Kolar, "Volume/weight/cost comparison of a 1MVA 10 kV/400 V solid-state against a conventional low-frequency distribution transformer," in Proc. IEEE Energy Convers. Congr. Expo. (ECCE), Pittsburgh, PA, USA, Sep. 2014, pp. 4545–4552.

[5] J. E. Huber, J. Böhler, D. Rothmund and J. W. Kolar, "Analysis and cell-level experimental verification of a 25 kW all-SiC isolated front end 6.6 kV/400 V AC-DC solid-state transformer," in CPSS Transactions on Power Electronics and Applications, vol. 2, no. 2, pp. 140-148, 2017.

[6] X. Cai et al., "Fluctuation Power Control Strategy for MMC-based SST to Reduce the Submodule Capacitor Voltage Oscillation," 2019 10th International Conference on Power Electronics and ECCE Asia (ICPE 2019 - ECCE Asia), Busan, Korea (South), 2019, pp. 2430-2435.

[7] T. M. Parreiras, A. P. Machado, F. V. Amaral, G. C. Lobato, J. A. S. Brito and B. C. Filho, "Forward Dual-Active-BridIEEE Transactions on Industry Applications, vol. 54, no. 6, pp. 6353-6363, Nov.-Dec. 2018.

[8] L. Zhang, J. Qin, Q. Duan and W. Sheng, "Component Sizing and Voltage Balancing of MMC-based Solid-State Transformers Under Various ACLink Excitation Voltage Waveforms," 2019 IEEE Applied Power Electronics Conference and Exposition (APEC), Anaheim, CA, USA, 2019, pp. 371-375.

[9] T. Liu et al., "Design and Implementation of High Efficiency Control Scheme of Dual Active Bridge Based 10 kV/1 MW Solid State Transformer for PV Application," in IEEE Transactions on Power Electronics, vol. 34, no. 5, pp. 4223-4238, May 2019.

[10] A. Rodriguez et al., "Auxiliary power supply based on a modular ISOP flyback configuration with very high input voltage," 2016 IEEE Energy Conversion Congress and Exposition (ECCE), Milwaukee, WI, 2016, pp. 1-7.

[11] N. Oswald, B. H. Stark, D. Holliday, C. Hargis and B. Drury: "Analysis of Shaped Pulse Transitions in Power Electronic Switching Waveforms for Reduced EMI Generation", IEEE Transactions on Industry Applications, Vol. 47, No. 5, pp. 2154-2165, (2011).

[12] IEC CISPR 11 Edition.5.0:Industrial, Scientific And Medical Equipment -Radio-Frequency Disturbance Characteristics - Limits And Methods Of Measurement, IEC Standard, May, 2009.

[13] S. Ogasawara, H. Ayano and H. Akagi: "An active circuit for cancellation of common-mode voltage generated by a PWM inverter", IEEE Transactions on Power Electronics, Vol. 13, No. 5, pp. 835-841, (1998).

[14] M. C. D. Piazza, A. Ragusa, and G. Vitale, "Effects of common-mode active filtering in induction motor drives for electric vehicles," IEEE Trans. Veh. Technol., vol. 59, no. 6, pp. 2664–2673, Jul. 2010.

[15] W. Chen, X. Yang, J. Xue, and F. Wang, "A novel filter topology with active motor CM impedance regulator in PWM ASD system," IEEE Trans. Ind. Electron., vol. 61, no. 12, pp. 6938–6946, Dec. 2014.

[16] Yingliang Huang, Yongxiang Xu, Yong Li, Guijie Yang, Jibin Zou, "PWM Frequency Voltage Noise Cancelation in Three-Phase VSI Using the Novel SVPWM Strategy", IEEE Transactions on Power Electronics, vol.33, no.10, pp.8596-8606, 2018.

[17] Ziyou Lim, Ali I. Maswood, Gabriel Heo Peng Ooi, "Common-Mode Reduction for ANPC With Enhanced Harmonic Profile Using Interleaved Sawtooth Carrier Phase-Disposition PWM", IEEE Transactions on Industrial Electronics, vol.63, no.12, pp.7887-7897, 2016.

[18] D. Shin et al., "Analysis and design guide of active EMI filter in a compact package for reduction of common-mode conducted emissions," IEEE Trans. Electromagn. Compat., vol. 57, no. 4, pp. 660–671, Aug. 2015.

[19] H. Peng, B. Narayanasamy, A. I. Emon, Z. Yuan, M. Ul Hassan and F. Luo, "Design and Implementation of Selective Active EMI Filter with Digital Resonant Controller," 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA, 2020, pp. 5855-5861.

[20] Yingliang Huang, Yongxiang Xu, Wentao Zhang, Jibin Zou, "PWM Frequency Noise Cancellation in Two-Segment Three-Phase Motor Using Parallel Interleaved Inverters", IEEE Transactions on Power Electronics, vol.34, no.3, pp.2515-2525, 2019.

[21] N. Kikuchi, J. -I. Itoh, K. Kusaka and H. N. Le, "Hybrid Multiple Chopper Cells of PWM and Square-wave Operation for Solid-state Transformer," 2020 22nd (EPE'20 ECCE Europe), 2020, pp. P.1-P.10.